| 1 |
1633 |
jcastillo |
/****************************************************************************/
|
| 2 |
|
|
|
| 3 |
|
|
/*
|
| 4 |
|
|
* mcftimer.h -- ColdFire internal TIMER support defines.
|
| 5 |
|
|
*
|
| 6 |
|
|
* (C) Copyright 1999, Greg Ungerer (gerg@moreton.com.au)
|
| 7 |
|
|
*/
|
| 8 |
|
|
|
| 9 |
|
|
/****************************************************************************/
|
| 10 |
|
|
#ifndef mcftimer_h
|
| 11 |
|
|
#define mcftimer_h
|
| 12 |
|
|
/****************************************************************************/
|
| 13 |
|
|
|
| 14 |
|
|
#include <linux/config.h>
|
| 15 |
|
|
|
| 16 |
|
|
/*
|
| 17 |
|
|
* Get address specific defines for this ColdFire member.
|
| 18 |
|
|
*/
|
| 19 |
|
|
#if defined(CONFIG_M5206) || defined(CONFIG_M5206e) || defined(CONFIG_M5204)
|
| 20 |
|
|
#define MCFTIMER_BASE1 0x100 /* Base address of TIMER1 */
|
| 21 |
|
|
#define MCFTIMER_BASE2 0x120 /* Base address of TIMER2 */
|
| 22 |
|
|
#elif defined(CONFIG_M5307)
|
| 23 |
|
|
#define MCFTIMER_BASE1 0x140 /* Base address of TIMER1 */
|
| 24 |
|
|
#define MCFTIMER_BASE2 0x180 /* Base address of TIMER2 */
|
| 25 |
|
|
#endif
|
| 26 |
|
|
|
| 27 |
|
|
|
| 28 |
|
|
/*
|
| 29 |
|
|
* Define the TIMER register set addresses.
|
| 30 |
|
|
*/
|
| 31 |
|
|
#define MCFTIMER_TMR 0x00 /* Timer Mode reg (r/w) */
|
| 32 |
|
|
#define MCFTIMER_TRR 0x02 /* Timer Reference (r/w) */
|
| 33 |
|
|
#define MCFTIMER_TCR 0x04 /* Timer Capture reg (r/w) */
|
| 34 |
|
|
#define MCFTIMER_TCN 0x06 /* Timer Counter reg (r/w) */
|
| 35 |
|
|
#define MCFTIMER_TER 0x11 /* Timer Event reg (r/w) */
|
| 36 |
|
|
|
| 37 |
|
|
|
| 38 |
|
|
/*
|
| 39 |
|
|
* Bit definitions for the Timer Mode Register (TMR).
|
| 40 |
|
|
* Register bit flags are common accross ColdFires.
|
| 41 |
|
|
*/
|
| 42 |
|
|
#define MCFTIMER_TMR_PREMASK 0xff00 /* Prescalar mask */
|
| 43 |
|
|
#define MCFTIMER_TMR_DISCE 0x0000 /* Disable capture */
|
| 44 |
|
|
#define MCFTIMER_TMR_ANYCE 0x00c0 /* Capture any edge */
|
| 45 |
|
|
#define MCFTIMER_TMR_FALLCE 0x0080 /* Capture fallingedge */
|
| 46 |
|
|
#define MCFTIMER_TMR_RISECE 0x0040 /* Capture rising edge */
|
| 47 |
|
|
#define MCFTIMER_TMR_ENOM 0x0020 /* Enable output toggle */
|
| 48 |
|
|
#define MCFTIMER_TMR_DISOM 0x0000 /* Do single output pulse */
|
| 49 |
|
|
#define MCFTIMER_TMR_ENORI 0x0010 /* Enable ref interrupt */
|
| 50 |
|
|
#define MCFTIMER_TMR_DISORI 0x0000 /* Disable ref interrupt */
|
| 51 |
|
|
#define MCFTIMER_TMR_RESTART 0x0008 /* Restart counter */
|
| 52 |
|
|
#define MCFTIMER_TMR_FREERUN 0x0000 /* Free running counter */
|
| 53 |
|
|
#define MCFTIMER_TMR_CLKTIN 0x0006 /* Input clock is TIN */
|
| 54 |
|
|
#define MCFTIMER_TMR_CLK16 0x0004 /* Input clock is /16 */
|
| 55 |
|
|
#define MCFTIMER_TMR_CLK1 0x0002 /* Input clock is /1 */
|
| 56 |
|
|
#define MCFTIMER_TMR_CLKSTOP 0x0000 /* Stop counter */
|
| 57 |
|
|
#define MCFTIMER_TMR_ENABLE 0x0001 /* Enable timer */
|
| 58 |
|
|
#define MCFTIMER_TMR_DISABLE 0x0000 /* Disable timer */
|
| 59 |
|
|
|
| 60 |
|
|
/*
|
| 61 |
|
|
* Bit definitions for the Timer Event Registers (TER).
|
| 62 |
|
|
*/
|
| 63 |
|
|
#define MCFTIMER_TER_CAP 0x01 /* Capture event */
|
| 64 |
|
|
#define MCFTIMER_TER_REF 0x02 /* Refernece event */
|
| 65 |
|
|
|
| 66 |
|
|
/****************************************************************************/
|
| 67 |
|
|
#endif /* mcftimer_h */
|
