OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [sw/] [uClinux/] [include/] [asm-m68knommu/] [shglcore.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1633 jcastillo
 
2
/* Copyright (C) 1998  Kenneth Albanowski <kjahds@kjahds.com>,
3
 *                     The Silver Hammer Group, Ltd.
4
 */
5
 
6
#ifndef _M68K_SHGLCORE_H
7
#define _M68K_SHGLCORE_H
8
 
9
#include <linux/config.h>
10
 
11
#ifdef CONFIG_SHGLCORE
12
 
13
#include <asm/MC68332.h>
14
 
15
#ifdef CONFIG_SHGLCORE_2MEG
16
 
17
#define SHGLCORE_ROM_BANK_0_ADDR        0x000000
18
#define SHGLCORE_ROM_BANK_1_ADDR        0x100000
19
#define SHGLCORE_RAM_BANK_0_ADDR        0x200000
20
#define SHGLCORE_RAM_BANK_1_ADDR        0x300000
21
#define SHGLCORE_FLASH_BANK_0_ADDR      0x400000
22
 
23
#define SHGLCORE_ROM_BANK_0_LENGTH      0x100000
24
#define SHGLCORE_ROM_BANK_1_LENGTH      0x100000
25
#define SHGLCORE_RAM_BANK_0_LENGTH      0x100000
26
#define SHGLCORE_RAM_BANK_1_LENGTH      0x100000
27
#define SHGLCORE_FLASH_BANK_0_LENGTH    0x80000
28
 
29
#define SHGLCORE_ACC_ADDR               0x600000
30
#define SHGLCORE_LANCE_ADDR             0x700000
31
 
32
#else
33
 
34
#define SHGLCORE_ROM_BANK_0_ADDR        0x000000
35
#define SHGLCORE_RAM_BANK_0_ADDR        0x100000
36
#define SHGLCORE_FLASH_BANK_0_ADDR      0x300000
37
 
38
#define SHGLCORE_ROM_BANK_0_LENGTH      0x100000
39
#define SHGLCORE_RAM_BANK_0_LENGTH      0x100000
40
#define SHGLCORE_FLASH_BANK_0_LENGTH    0x80000
41
 
42
#define SHGLCORE_ACC_ADDR               0x400000
43
#define SHGLCORE_LANCE_ADDR             0x500000
44
 
45
#endif
46
 
47
#define MAX_DMA_ADDRESS                 SHGLCORE_RAM_BANK_0_ADDR + SHGLCORE_RAM_BANK_0_LENGTH
48
 
49
#define SHGLCORE_LATCH_ADDR     (SHGLCORE_ACC_ADDR+0x100)
50
#define SHGLCORE_1865_0_ADDR    (SHGLCORE_ACC_ADDR+0x600)
51
#define SHGLCORE_1865_1_ADDR    (SHGLCORE_ACC_ADDR+0x700)
52
 
53
#define SHGLCORE_LATCH_BIT(x)   BYTE_REF(SHGLCORE_LATCH_ADDR+x)
54
 
55
#define SHGLCORE_LATCH_STATUS_LED       0
56
#define SHGLCORE_LATCH_ERROR_LED        1
57
#define SHGLCORE_LATCH_ALARM_LED        2
58
 
59
#define SHGLCORE_LATCH_1865             4
60
 
61
#define SHGLCORE_LATCH_RELAY_1          6
62
#define SHGLCORE_LATCH_RELAY_2          7
63
 
64
#endif /* SHGLCORE */
65
 
66
#endif /* _M68K_SHGLCORE_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.