OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [sw/] [uClinux/] [include/] [asm-mips/] [fpregdef.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1633 jcastillo
/*
2
 * Definitions for the FPU register names
3
 *
4
 * This file is subject to the terms and conditions of the GNU General Public
5
 * License.  See the file "COPYING" in the main directory of this archive
6
 * for more details.
7
 *
8
 * Copyright (C) 1995 by Ralf Baechle
9
 */
10
#ifndef __ASM_MIPS_FPREGDEF_H
11
#define __ASM_MIPS_FPREGDEF_H
12
 
13
/*
14
 * These definitions only cover the R3000-ish 16/32 register model.
15
 * But we're trying to be R3000 friendly anyway ...
16
 */
17
#define fv0     $f0      /* return value */
18
#define fv0f    $f1
19
#define fv1     $f2
20
#define fv1f    $f3
21
#define fa0     $f12     /* argument registers */
22
#define fa0f    $f13
23
#define fa1     $f14
24
#define fa1f    $f15
25
#define ft0     $f4      /* caller saved */
26
#define ft0f    $f5
27
#define ft1     $f6
28
#define ft1f    $f7
29
#define ft2     $f8
30
#define ft2f    $f9
31
#define ft3     $f10
32
#define ft3f    $f11
33
#define ft4     $f16
34
#define ft4f    $f17
35
#define ft5     $f18
36
#define ft5f    $f19
37
#define fs0     $f20     /* callee saved */
38
#define fs0f    $f21
39
#define fs1     $f22
40
#define fs1f    $f23
41
#define fs2     $f24
42
#define fs2f    $f25
43
#define fs3     $f26
44
#define fs3f    $f27
45
#define fs4     $f28
46
#define fs4f    $f29
47
#define fs5     $f30
48
#define fs5f    $f31
49
 
50
#define fcr31   $31      /* FPU status register */
51
 
52
#endif /* !defined (__ASM_MIPS_FPREGDEF_H) */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.