URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [sw/] [uClinux/] [include/] [asm-mips/] [mc146818rtc.h] - Blame information for rev 1765

Details | Compare with Previous | View Log


/*
 * Machine dependent access functions for RTC registers.
 */
#ifndef __ASM_MIPS_MC146818RTC_H
#define __ASM_MIPS_MC146818RTC_H
 
#include <asm/io.h>
#include <asm/vector.h>
 
#ifndef RTC_PORT
#define RTC_PORT(x)     (0x70 + (x))
#define RTC_ALWAYS_BCD  1
#endif
 
/*
 * The yet supported machines all access the RTC index register via
 * an ISA port access but the way to access the date register differs ...
 */
#define CMOS_READ(addr) ({ \
outb_p((addr),RTC_PORT(0)); \
feature->rtc_read_data(); \
})
#define CMOS_WRITE(val, addr) ({ \
outb_p((addr),RTC_PORT(0)); \
feature->rtc_write_data(val); \
})
 
#endif /* __ASM_MIPS_MC146818RTC_H */

Line No.	Rev	Author	Line
1	1633	jcastillo	`/*`
2			`* Machine dependent access functions for RTC registers.`
3			`*/`
4			`#ifndef __ASM_MIPS_MC146818RTC_H`
5			`#define __ASM_MIPS_MC146818RTC_H`
6
7			`#include <asm/io.h>`
8			`#include <asm/vector.h>`
9
10			`#ifndef RTC_PORT`
11			`#define RTC_PORT(x) (0x70 + (x))`
12			`#define RTC_ALWAYS_BCD 1`
13			`#endif`
14
15			`/*`
16			`* The yet supported machines all access the RTC index register via`
17			`* an ISA port access but the way to access the date register differs ...`
18			`*/`
19			`#define CMOS_READ(addr) ({ \`
20			`outb_p((addr),RTC_PORT(0)); \`
21			`feature->rtc_read_data(); \`
22			`})`
23			`#define CMOS_WRITE(val, addr) ({ \`
24			`outb_p((addr),RTC_PORT(0)); \`
25			`feature->rtc_write_data(val); \`
26			`})`
27
28			`#endif /* __ASM_MIPS_MC146818RTC_H */`

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [sw/] [uClinux/] [include/] [asm-mips/] [mc146818rtc.h] - Blame information for rev 1765