OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [sw/] [uClinux/] [include/] [asm-sparc/] [sysen.h] - Blame information for rev 1633

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1633 jcastillo
/* $Id: sysen.h,v 1.1 2005-12-20 11:32:12 jcastillo Exp $
2
 * sysen.h:  Bit fields within the "System Enable" register accessed via
3
 *           the ASI_CONTROL address space at address AC_SYSENABLE.
4
 *
5
 * Copyright (C) 1994 David S. Miller (davem@caip.rutgers.edu)
6
 */
7
 
8
#ifndef _SPARC_SYSEN_H
9
#define _SPARC_SYSEN_H
10
 
11
#define SENABLE_DVMA   0x20   /* enable dvma transfers */
12
#define SENABLE_CACHE  0x10   /* enable VAC cache */
13
#define SENABLE_RESET  0x04   /* reset whole machine, danger Will Robinson */
14
 
15
#endif /* _SPARC_SYSEN_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.