OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rc203soc/] [syn/] [RAMB4_S16.v] - Blame information for rev 1772

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1327 jcastillo
//
2
// Black boxes for 4kB caches
3
//
4
// This are black boxes to synthesize caches memories using
5
// distributed memories. 
6
// To reduce area and improve timing it is strongly recommend to 
7
// use block RAM generated using Coregen
8
//
9
 
10
module RAMB4_S16(
11
         CLK,
12
         RST,
13
         ADDR,
14
         DI,
15
         EN,
16
         WE,
17
         DO);  //synthesis syn_black_box
18
 
19
input CLK;
20
input RST;
21
input [7:0] ADDR;
22
input [15:0] DI;
23
input EN;
24
input WE;
25
output [15:0] DO;
26
 
27
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.