| 1 |
1581 |
jcastillo |
project -new
|
| 2 |
|
|
|
| 3 |
|
|
#Select FPGA
|
| 4 |
|
|
set_option -technology VIRTEX2
|
| 5 |
|
|
set_option -part XC2V1000
|
| 6 |
|
|
set_option -grade -4
|
| 7 |
|
|
set_option -package FG456
|
| 8 |
|
|
set_option -frequency 50.0
|
| 9 |
|
|
|
| 10 |
|
|
|
| 11 |
|
|
#
|
| 12 |
|
|
# Add files to project
|
| 13 |
|
|
#
|
| 14 |
|
|
|
| 15 |
|
|
|
| 16 |
|
|
# Memory controllers
|
| 17 |
|
|
add_file "../../rtl/verilog/rc203/rc203_zbtcontroller.v"
|
| 18 |
|
|
add_file "../../rtl/verilog/rc203/rc203_romcontroller.v"
|
| 19 |
|
|
add_file "../../rtl/verilog/rc203/rc203_ethcontroller.v"
|
| 20 |
|
|
|
| 21 |
|
|
# RAM wrapppers
|
| 22 |
|
|
add_file "../RAMB4_S16_S16.v"
|
| 23 |
|
|
add_file "../RAMB4_S4.v"
|
| 24 |
|
|
add_file "../RAMB4_S16.v"
|
| 25 |
|
|
|
| 26 |
|
|
# Dbg_interface
|
| 27 |
|
|
add_file "../../rtl/verilog/dbg_interface/rtl/verilog/dbg_wb_defines.v"
|
| 28 |
|
|
add_file "../../rtl/verilog/dbg_interface/rtl/verilog/dbg_cpu.v"
|
| 29 |
|
|
add_file "../../rtl/verilog/dbg_interface/rtl/verilog/dbg_cpu_defines.v"
|
| 30 |
|
|
add_file "../../rtl/verilog/dbg_interface/rtl/verilog/dbg_cpu_registers.v"
|
| 31 |
|
|
add_file "../../rtl/verilog/dbg_interface/rtl/verilog/dbg_crc32_d1.v"
|
| 32 |
|
|
add_file "../../rtl/verilog/dbg_interface/rtl/verilog/dbg_defines.v"
|
| 33 |
|
|
add_file "../../rtl/verilog/dbg_interface/rtl/verilog/dbg_register.v"
|
| 34 |
|
|
add_file "../../rtl/verilog/dbg_interface/rtl/verilog/dbg_top.v"
|
| 35 |
|
|
add_file "../../rtl/verilog/dbg_interface/rtl/verilog/dbg_wb.v"
|
| 36 |
|
|
|
| 37 |
|
|
# Tap controller
|
| 38 |
|
|
add_file "../../rtl/verilog/jtag/tap/rtl/verilog/tap_defines.v"
|
| 39 |
|
|
add_file "../../rtl/verilog/jtag/tap/rtl/verilog/tap_top.v"
|
| 40 |
|
|
|
| 41 |
|
|
# UART 16550
|
| 42 |
|
|
add_file "../../rtl/verilog/uart16550/rtl/verilog/raminfr.v"
|
| 43 |
|
|
add_file "../../rtl/verilog/uart16550/rtl/verilog/uart_debug_if.v"
|
| 44 |
|
|
add_file "../../rtl/verilog/uart16550/rtl/verilog/uart_defines.v"
|
| 45 |
|
|
add_file "../../rtl/verilog/uart16550/rtl/verilog/uart_receiver.v"
|
| 46 |
|
|
add_file "../../rtl/verilog/uart16550/rtl/verilog/uart_regs.v"
|
| 47 |
|
|
add_file "../../rtl/verilog/uart16550/rtl/verilog/uart_rfifo.v"
|
| 48 |
|
|
add_file "../../rtl/verilog/uart16550/rtl/verilog/uart_sync_flops.v"
|
| 49 |
|
|
add_file "../../rtl/verilog/uart16550/rtl/verilog/uart_tfifo.v"
|
| 50 |
|
|
add_file "../../rtl/verilog/uart16550/rtl/verilog/uart_top.v"
|
| 51 |
|
|
add_file "../../rtl/verilog/uart16550/rtl/verilog/uart_transmitter.v"
|
| 52 |
|
|
add_file "../../rtl/verilog/uart16550/rtl/verilog/uart_wb.v"
|
| 53 |
|
|
|
| 54 |
|
|
# OR1200 (with 4KB data and instruction caches)
|
| 55 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_alu.v"
|
| 56 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_amultp2_32x32.v"
|
| 57 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_cfgr.v"
|
| 58 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_cpu.v"
|
| 59 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_ctrl.v"
|
| 60 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_dc_fsm.v"
|
| 61 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_dc_ram.v"
|
| 62 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_dc_tag.v"
|
| 63 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_dc_top.v"
|
| 64 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_defines.v"
|
| 65 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_dmmu_tlb.v"
|
| 66 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_dmmu_top.v"
|
| 67 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_du.v"
|
| 68 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_except.v"
|
| 69 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_freeze.v"
|
| 70 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_genpc.v"
|
| 71 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_gmultp2_32x32.v"
|
| 72 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_ic_fsm.v"
|
| 73 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_ic_ram.v"
|
| 74 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_ic_tag.v"
|
| 75 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_ic_top.v"
|
| 76 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_if.v"
|
| 77 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_immu_tlb.v"
|
| 78 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_immu_top.v"
|
| 79 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_iwb_biu.v"
|
| 80 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_lsu.v"
|
| 81 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_mem2reg.v"
|
| 82 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_mult_mac.v"
|
| 83 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_operandmuxes.v"
|
| 84 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_pic.v"
|
| 85 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_pm.v"
|
| 86 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_qmem_top.v"
|
| 87 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_reg2mem.v"
|
| 88 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_rf.v"
|
| 89 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_sb.v"
|
| 90 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_sb_fifo.v"
|
| 91 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_sprs.v"
|
| 92 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_top.v"
|
| 93 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_tt.v"
|
| 94 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_wbmux.v"
|
| 95 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_wb_biu.v"
|
| 96 |
|
|
|
| 97 |
|
|
# Depending of cache size and register file type you must add or
|
| 98 |
|
|
# remove some of this files
|
| 99 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_dpram_32x32.v"
|
| 100 |
1587 |
jcastillo |
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_rfram_generic.v"
|
| 101 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_tpram_32x32.v"
|
| 102 |
1581 |
jcastillo |
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_1024x32.v"
|
| 103 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_1024x32_bw.v"
|
| 104 |
1587 |
jcastillo |
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_1024x8.v"
|
| 105 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_128x32.v"
|
| 106 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_2048x32.v"
|
| 107 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_2048x32_bw.v"
|
| 108 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_2048x8.v"
|
| 109 |
1581 |
jcastillo |
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_256x21.v"
|
| 110 |
1587 |
jcastillo |
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_32x24.v"
|
| 111 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_512x20.v"
|
| 112 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_64x14.v"
|
| 113 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_64x22.v"
|
| 114 |
|
|
add_file "../../rtl/verilog/or1200/rtl/verilog/or1200_spram_64x24.v"
|
| 115 |
1581 |
jcastillo |
|
| 116 |
|
|
# Top files
|
| 117 |
|
|
add_file "../../rtl/verilog/tc_top.v"
|
| 118 |
|
|
add_file "../../rtl/verilog/soc.v"
|
| 119 |
|
|
|
| 120 |
|
|
# Include or1200_defines.v path
|
| 121 |
|
|
set_option -include_path "../../rtl/verilog/or1200/rtl/verilog/"
|
| 122 |
|
|
|
| 123 |
|
|
# Results
|
| 124 |
|
|
impl -name "./rev_1"
|
| 125 |
|
|
set_option -result_file "./rev_1/rc200soc.edf"
|
| 126 |
|
|
set_option -top_module soc
|
| 127 |
|
|
|
| 128 |
|
|
|
| 129 |
|
|
#RUN
|
| 130 |
|
|
project -run synthesis
|
