OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [lib/] [libbsp/] [arm/] [vegaplus/] [include/] [bsp.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1026 ivang
/*-------------------------------------------------------------------------+
2
| bsp.h - ARM BSP
3
+--------------------------------------------------------------------------+
4
| This include file contains definitions related to the ARM BSP.
5
+--------------------------------------------------------------------------+
6
|
7
| Copyright (c) Canon Research France SA.]
8
| Emmanuel Raguet, mailto:raguet@crf.canon.fr
9
|
10
|  The license and distribution terms for this file may be
11
|  found in found in the file LICENSE in this distribution or at
12
|  http://www.OARcorp.com/rtems/license.html.
13
|
14
|  bsp.h,v 1.4 2001/10/17 20:26:14 joel Exp
15
+--------------------------------------------------------------------------*/
16
 
17
 
18
#ifndef __BSP_H_
19
#define __BSP_H_
20
 
21
#ifdef __cplusplus
22
extern "C" {
23
#endif
24
 
25
#include <bspopts.h>
26
 
27
#include <rtems.h>
28
#include <iosupp.h>
29
#include <console.h>
30
#include <clockdrv.h>
31
 
32
/*
33
 *  Define the interrupt mechanism for Time Test 27
34
 *
35
 *  NOTE: Following are not defined and are board independent
36
 *
37
 */
38
 
39
#define MUST_WAIT_FOR_INTERRUPT 0
40
 
41
#define Install_tm27_vector( handler ) 
42
 
43
#define Cause_tm27_intr()  
44
 
45
#define Clear_tm27_intr()  
46
 
47
#define Lower_tm27_intr()
48
 
49
#ifdef __cplusplus
50
}
51
#endif
52
 
53
#endif /* __BSP_H_ */
54
/* end of include file */
55
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.