OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [lib/] [libbsp/] [arm/] [vegaplus/] [irq/] [bsp_irq_init.c] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1026 ivang
/* irq_init.c
2
 *
3
 *  This file contains the implementation of rtems initialization
4
 *  related to interrupt handling.
5
 *
6
 *  CopyRight (C) 2000 Canon Research Centre France SA.
7
 *  Emmanuel Raguet, mailto:raguet@crf.canon.fr
8
 *
9
 *  The license and distribution terms for this file may be
10
 *  found in the file LICENSE in this distribution or at
11
 *  http://www.OARcorp.com/rtems/license.html.
12
 *
13
 *  bsp_irq_init.c,v 1.1 2000/09/13 13:45:05 joel Exp
14
 */
15
#include <irq.h>
16
#include <bsp.h>
17
#include <registers.h>
18
 
19
 
20
void BSP_rtems_irq_mngt_init() {
21
 
22
  /* Initialize the vector table address in internal RAM */
23
  Regs[INTTAB] = VECTOR_TABLE;
24
 
25
  /* Initialize the GLOBAL INT CONTROL register */
26
  Regs[INTGCNTL] = 0x00;
27
 
28
  /* Mask all the interrupts */
29
  Regs[INTMASK] = 0xFFFF;
30
 
31
  /* Unmask the 2 arm interrupts IRQ and FIQ on the INT controller */
32
  Regs[INTMASKALL] = 0x0;
33
 
34
  /* Ack pending interrupt */
35
  while ( ( Regs[INTSTAT] & 0xF433 ) != 0 ) {
36
    Regs[INTACK] = 0xFFFF;
37
    Regs[INTEOI] = EOI;
38
  }
39
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.