OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [lib/] [libbsp/] [c4x/] [c4xsim/] [startup/] [linkcmds] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1026 ivang
/* OUTPUT_FORMAT("coff-c4x") */
2
 __SYSMEM_SIZE = DEFINED(__SYSMEM_SIZE) ? __SYSMEM_SIZE : 0x4000;
3
 __STACK_SIZE  = DEFINED(__STACK_SIZE)  ? __STACK_SIZE  : 0x1000;
4
 __HeapSize = DEFINED(__HeapSize) ? __HeapSize : 0x10000;
5
 __WorkspaceMax = DEFINED(__WorkspaceMax) ? __WorkspaceMax : 256K;
6
 __ClockFrequency = DEFINED(_ClockFrequency) ? _ClockFrequency : 50;
7
ENTRY(_start)
8
SECTIONS
9
{
10
  .vectors : {
11
    . += 4 * 64;
12
  }
13
  .text 0x200 : {
14
    *(.text)
15
     ___CTOR_LIST__ = .;
16
     LONG(___CTOR_END__ - ___CTOR_LIST__ - 2)
17
     *(.ctors)
18
     LONG(0);
19
     ___CTOR_END__  = .;
20
     ___DTOR_LIST__ = .;
21
     LONG(___DTOR_END__ - ___DTOR_LIST__ - 2)
22
     *(.dtors)
23
     LONG(0)
24
     ___DTOR_END__  = .;
25
  }
26
  .init : { *(.init) }
27
  .fini : { *(.fini) }
28
  .const  :
29
  {
30
    *(.const)
31
  }
32
  .cinit  :
33
  {
34
    *(.cinit)
35
  }
36
  .data  :
37
  {
38
    *(.data)
39
  }
40
  .comms  : {
41
    *(.comms)
42
  }
43
  .bss  : {
44
 
45
    .bss = .;
46
    *(.bss)
47
    *(COMMON)
48
  }
49
  .stack  :
50
  {
51
    *(.stack)
52
     .  =  . + __STACK_SIZE;
53
  }
54
  .heap  :
55
  {
56
    __HeapStart = .;
57
    . += __HeapSize;
58
    __WorkspaceBase = .;
59
    . += __WorkspaceMax;
60
  }
61
/*
62
  .sysmem  :
63
  {
64
    *(.sysmem)
65
  }
66
*/
67
  .stab  0  :
68
  {
69
    [ .stab ]
70
  }
71
  .stabstr  0  :
72
  {
73
    [ .stabstr ]
74
  }
75
/* The TI tools sets cinit to -1 if the ram model is used.  */
76
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.