OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [lib/] [libbsp/] [h8300/] [h8sim/] [start/] [start.S] - Blame information for rev 1026

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1026 ivang 
; h8/300 and h8/300h start up file.
2 
 
3 
#ifdef __H8300__
4 
 
5 
        .text
6 
        .global _start
7 
_start:
8 
        mov.w   #_stack_init,sp
9 
        mov.w   #_edata,r0
10 
        mov.w   #_clear_end,r1
11 
        mov.w   #0,r2
12 
.loop:  mov.w   r2,@r0
13 
        adds    #2,r0
14 
        cmp     r1,r0
15 
        blo     .loop
16 
        ;       call __main
17 
        jsr     @_boot_card
18 
        mov.w   #0,r0           ; indicate reason to exit
19 
        sleep
20 
        jmp     @_start         ; restart
21 
#else
22 
 
23 
#if defined(__H8300H__)
24 
        .h8300h
25 
#else /* must be __H300S__ */
26 
        .h8300s
27 
#endif
28 
        .text
29 
        .global _start
30 
_start:
31 
        mov.l   #_stack_init,sp
32 
        mov.l   #_edata,er0
33 
        mov.l   #_clear_end,er1
34 
        mov.w   #0,r2           ; not sure about alignment requirements
35 
.loop:  mov.w   r2,@er0         ; playing it safe for now
36 
        adds    #2,er0
37 
        cmp.l   er1,er0
38 
        blo     .loop
39 
        ;       call __main
40 
        jsr     @_boot_card
41 
        mov.w   #0,r0           ; indicate reason to exit
42 
        sleep
43 
        jmp     @_start         ; restart
44 
 
45 
#endif /* end of H8300 */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.