OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [lib/] [libbsp/] [m68k/] [mrm332/] [include/] [mrm332.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1026 ivang
/*  mrm332.h
2
 *
3
 *  mrm332.h,v 1.2 2002/02/28 23:09:55 joel Exp
4
 */
5
 
6
#ifndef _MRM332_H_
7
#define _MRM332_H_
8
 
9
 
10
/* SIM_MM (SIM Module Mapping) determines the location of the control
11
   register block. When MM=0, register addresses range fom 0x7ff000 to
12
   0x7FFFFF. When MM=1, register addresses range from 0xfff000 to
13
   0xffffff. */
14
#define SIM_MM 1
15
 
16
 
17
/* Interrupt related definitions */
18
#define SIM_IARB 15
19
#define QSM_IARB 10
20
 
21
#define MRM_PIV 64
22
#define ISRL_PIT 4              /* zero disables PIT */
23
 
24
#define EFI_QIVR 66             /* 66=>SCI and 67=>QSPI interrupt */
25
#define ISRL_QSPI 0
26
 
27
#define EFI_SPINT 24            /* spurious interrupt */
28
#define EFI_INT1 25             /* CTS interrupt */
29
#define ISRL_SCI 6
30
 
31
 
32
 
33
/* System Clock definitions */
34
#define XTAL 32768.0            /* crystal frequency in Hz */
35
 
36
#if 1
37
/* Default MRM clock rate (8.388688 MHz) set by CPU32: */
38
#define MRM_W 0                 /* system clock parameters */
39
#define MRM_X 0
40
#define MRM_Y 0x3f
41
#endif
42
 
43
#if 0
44
/* 16.77722 MHz: */
45
#define MRM_W 1                 /* system clock parameters */
46
#define MRM_X 1
47
#define MRM_Y 0x0f
48
#endif
49
 
50
#if 0
51
/* 25.16582 MHz: */
52
#define MRM_W 1                 /* system clock parameters */
53
#define MRM_X 1
54
#define MRM_Y 0x17
55
#endif
56
 
57
#define SYS_CLOCK (XTAL*4.0*(MRM_Y+1)*(1 << (2*MRM_W+MRM_X)))
58
#define SCI_BAUD 9600           /* RS232 Baud Rate */
59
 
60
 
61
/* macros/functions */
62
 
63
#ifndef ASM
64
 
65
/*
66
 *  This prototype really should have the noreturn attribute but
67
 *  that causes a warning. Not sure how to fix that.
68
 */
69
/*   static void reboot(void) __attribute__ ((noreturn)); */
70
static void reboot(void);
71
__inline__ static void reboot() {asm("trap #15; .word 0x0063");}
72
 
73
#endif /* ASM */
74
 
75
#endif /* _MRM_H_ */

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.