OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [c/] [src/] [libchip/] [serial/] [z85c30.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1026 ivang
/*
2
 *  This include file contains all console driver definitions for the
3
 *  Zilog z85c30.
4
 *
5
 *  COPYRIGHT (c) 1998 by Radstone Technology
6
 *
7
 *
8
 * THIS FILE IS PROVIDED TO YOU, THE USER, "AS IS", WITHOUT WARRANTY OF ANY
9
 * KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE
10
 * IMPLIED WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK
11
 * AS TO THE QUALITY AND PERFORMANCE OF ALL CODE IN THIS FILE IS WITH YOU.
12
 *
13
 * You are hereby granted permission to use, copy, modify, and distribute
14
 * this file, provided that this notice, plus the above copyright notice
15
 * and disclaimer, appears in all copies. Radstone Technology will provide
16
 * no support for this code.
17
 *
18
 *  COPYRIGHT (c) 1989-1997.
19
 *  On-Line Applications Research Corporation (OAR).
20
 *
21
 *  The license and distribution terms for this file may in
22
 *  the file LICENSE in this distribution or at
23
 *  http://www.OARcorp.com/rtems/license.html.
24
 *
25
 *  $Id:
26
 */
27
 
28
#ifndef __Z85C30_H
29
#define __Z85C30_H
30
 
31
#ifdef __cplusplus
32
extern "C" {
33
#endif
34
 
35
/*
36
 *  Driver function table
37
 */
38
 
39
extern console_fns z85c30_fns;
40
extern console_fns z85c30_fns_polled;
41
 
42
/*
43
 *  Flow control function tables
44
 */
45
 
46
extern console_flow z85c30_flow_RTSCTS;
47
extern console_flow z85c30_flow_DTRCTS;
48
 
49
/*
50
 * Default register access routines
51
 */
52
 
53
unsigned8 z85c30_get_register(   /* registers are byte-wide */
54
  unsigned32  ulCtrlPort,
55
  unsigned8   ucRegNum
56
);
57
 
58
void z85c30_set_register(
59
  unsigned32  ulCtrlPort,
60
  unsigned8   ucRegNum,
61
  unsigned8   ucData
62
);
63
 
64
unsigned8 z85c30_get_data(
65
  unsigned32  ulDataPort
66
);
67
 
68
void z85c30_set_data(
69
  unsigned32  ulDataPort,
70
  unsigned8   ucData
71
);
72
 
73
#ifdef __cplusplus
74
}
75
#endif
76
 
77
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.