OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [cpukit/] [itron/] [src/] [itronintr.c] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1026 ivang
/*
2
 *  COPYRIGHT (c) 1989-1999.
3
 *  On-Line Applications Research Corporation (OAR).
4
 *
5
 *  The license and distribution terms for this file may be
6
 *  found in the file LICENSE in this distribution or at
7
 *  http://www.OARcorp.com/rtems/license.html.
8
 *
9
 *  itronintr.c,v 1.3 2001/01/24 14:15:04 joel Exp
10
 */
11
 
12
#if HAVE_CONFIG_H
13
#include "config.h"
14
#endif
15
 
16
#include <itron.h>
17
 
18
#include <rtems/itron/intr.h>
19
 
20
/*
21
 *  def_int - Define Interrupt Handler
22
 */
23
 
24
ER def_int(
25
  UINT    dintno,
26
  T_DINT *pk_dint
27
)
28
{
29
  return E_OK;
30
}
31
 
32
/*
33
 *  ret_int - Return from Interrupt Handler
34
 */
35
 
36
void ret_int( void )
37
{
38
}
39
 
40
/*
41
 *  ret_wup - Return and Wakeup Task
42
 */
43
 
44
void ret_wup(
45
  ID tskid
46
)
47
{
48
}
49
 
50
/*
51
 *  loc_cpu - Lock CPU
52
 */
53
 
54
ER loc_cpu( void )
55
{
56
  return E_OK;
57
}
58
 
59
/*
60
 *  unl_cpu - Unlock CPU
61
 */
62
 
63
ER unl_cpu( void )
64
{
65
  return E_OK;
66
}
67
 
68
/*
69
 *  dis_int - Disable Interrupt
70
 */
71
 
72
ER dis_int(
73
  UINT eintno
74
)
75
{
76
  return E_OK;
77
}
78
 
79
/*
80
 *  ena_int - Enable Interrupt
81
 */
82
 
83
ER ena_int(
84
  UINT eintno
85
)
86
{
87
  return E_OK;
88
}
89
 
90
/*
91
 *  chg_iXX - Change Interrupt Mask(Level or Priority)
92
 */
93
 
94
ER chg_iXX(
95
  UINT iXXXX
96
)
97
{
98
  return E_OK;
99
}
100
 
101
/*
102
 *  ref_iXX - Reference Interrupt Mask(Level or Priority)
103
 */
104
 
105
ER ref_iXX(
106
  UINT *p_iXXXX
107
)
108
{
109
  return E_OK;
110
}
111
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.