URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
1026 |
ivang |
@c
|
2 |
|
|
@c COPYRIGHT (c) 1988-2002.
|
3 |
|
|
@c On-Line Applications Research Corporation (OAR).
|
4 |
|
|
@c All rights reserved.
|
5 |
|
|
@c
|
6 |
|
|
@c memmodel.t,v 1.1 2002/07/30 21:43:53 joel Exp
|
7 |
|
|
@c
|
8 |
|
|
|
9 |
|
|
@chapter Memory Model
|
10 |
|
|
|
11 |
|
|
@section Introduction
|
12 |
|
|
|
13 |
|
|
A processor may support any combination of memory
|
14 |
|
|
models ranging from pure physical addressing to complex demand
|
15 |
|
|
paged virtual memory systems. RTEMS supports a flat memory
|
16 |
|
|
model which ranges contiguously over the processor's allowable
|
17 |
|
|
address space. RTEMS does not support segmentation or virtual
|
18 |
|
|
memory of any kind. The appropriate memory model for RTEMS
|
19 |
|
|
provided by the targeted processor and related characteristics
|
20 |
|
|
of that model are described in this chapter.
|
21 |
|
|
|
22 |
|
|
@section Flat Memory Model
|
23 |
|
|
|
24 |
|
|
Members of the ARM family newer than Version 3 support a flat
|
25 |
|
|
32-bit address space with addresses ranging from 0x00000000 to
|
26 |
|
|
0xFFFFFFFF (4 gigabytes). Each address is represented by a
|
27 |
|
|
32-bit value and is byte addressable.
|
28 |
|
|
The address may be used to reference a
|
29 |
|
|
single byte, word (2-bytes), or long word (4 bytes). Memory
|
30 |
|
|
accesses within this address space are performed in the endian
|
31 |
|
|
mode that the processor is configured for. In general, ARM
|
32 |
|
|
processors are used in little endian mode.
|
33 |
|
|
|
34 |
|
|
Some of the ARM family members such as the
|
35 |
|
|
920 and 720 include an MMU and thus support virtual memory and
|
36 |
|
|
segmentation. RTEMS does not support virtual memory or
|
37 |
|
|
segmentation on any of the ARM family members.
|
38 |
|
|
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.