OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [rtems-20020807/] [doc/] [supplements/] [powerpc/] [preface.texi] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1026 ivang
@c
2
@c  COPYRIGHT (c) 1988-2002.
3
@c  On-Line Applications Research Corporation (OAR).
4
@c  All rights reserved.
5
@c
6
@c  preface.texi,v 1.5 2002/01/17 21:47:46 joel Exp
7
@c
8
 
9
@ifinfo
10
@node Preface, CPU Model Dependent Features, Top, Top
11
@end ifinfo
12
@unnumbered Preface
13
 
14
The Real Time Executive for Multiprocessor Systems
15
(RTEMS) is designed to be portable across multiple processor
16
architectures.  However, the nature of real-time systems makes
17
it essential that the application designer understand certain
18
processor dependent implementation details.  These processor
19
dependencies include calling convention, board support package
20
issues, interrupt processing, exact RTEMS memory requirements,
21
performance data, header files, and the assembly language
22
interface to the executive.
23
 
24
This document discusses the PowerPC architecture
25
dependencies in this port of RTEMS.
26
 
27
It is highly recommended that the PowerPC RTEMS
28
application developer obtain and become familiar with the
29
documentation for the processor being used as well as the
30
specification for the revision of the PowerPC architecture which
31
corresponds to that processor.
32
 
33
@subheading PowerPC Architecture Documents
34
 
35
For information on the PowerPC architecture, refer to
36
the following documents available from Motorola and IBM:
37
 
38
@itemize @bullet
39
 
40
@item @cite{PowerPC Microprocessor Family: The Programming Environment}
41
(Motorola Document MPRPPCFPE-01).
42
 
43
@item @cite{IBM PPC403GB Embedded Controller User's Manual}.
44
 
45
@item @cite{PoweRisControl MPC500 Family RCPU RISC Central Processing
46
Unit Reference Manual} (Motorola Document RCPUURM/AD).
47
 
48
@item @cite{PowerPC 601 RISC Microprocessor User's Manual}
49
(Motorola Document MPR601UM/AD).
50
 
51
@item @cite{PowerPC 603 RISC Microprocessor User's Manual}
52
(Motorola Document MPR603UM/AD).
53
 
54
@item @cite{PowerPC 603e RISC Microprocessor User's Manual}
55
(Motorola Document MPR603EUM/AD).
56
 
57
@item @cite{PowerPC 604 RISC Microprocessor User's Manual}
58
(Motorola Document MPR604UM/AD).
59
 
60
@item @cite{PowerPC MPC821 Portable Systems Microprocessor User's Manual}
61
(Motorola Document MPC821UM/AD).
62
 
63
@item @cite{PowerQUICC MPC860 User's Manual} (Motorola Document MPC860UM/AD).
64
 
65
 
66
@end itemize
67
 
68
Motorola maintains an on-line electronic library for the PowerPC
69
at the following URL:
70
 
71
@itemize @code{ }
72
@item @cite{http://www.mot.com/powerpc/library/library.html}
73
@end itemize
74
 
75
This site has a a wealth of information and examples.  Many of the
76
manuals are available from that site in electronic format.
77
 
78
@subheading PowerPC Processor Simulator Information
79
 
80
PSIM is a program which emulates the Instruction Set Architecture
81
of the PowerPC microprocessor family.  It is reely available in source
82
code form under the terms of the GNU General Public License (version
83
2 or later).  PSIM can be integrated with the GNU Debugger (gdb) to
84
execute and debug PowerPC executables on non-PowerPC hosts.  PSIM
85
supports the addition of user provided device models which can be
86
used to allow one to develop and debug embedded applications using
87
the simulator.
88
 
89
The latest version of PSIM is made available to the public via
90
anonymous ftp at ftp://ftp.ci.com.au/pub/psim or
91
ftp://cambridge.cygnus.com/pub/psim.  There is also a mailing list
92
at powerpc-psim@@ci.com.au.
93
 
94
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.