OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [arch/] [m68knommu/] [platform/] [68EZ328/] [ads/] [init_ram.b] - Blame information for rev 1775

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 199 simons
************************************************************
2
* ADS_RAM-INIT.B -- Initialization file for M68EZ328ADS
3
*
4
* The following memory map is assumed:
5
*       00000000 -- 00400000  DRAM
6
*       10000000 -- 10200000  FLASH
7
*
8
* We do not use SRAM.
9
*
10
* (C) Vladimir Gurevich 
11
*
12
***********************************************************
13
 
14
* Initialize ADS *
15
 
16
FFFFF1180130  emucs init
17
FFFFF0000114  SCR init
18
FFFFFB0B0100  Disable WD
19
FFFFF40B01C3  enable RAS[01]/CAS[01]
20
FFFFF42301C7  enable *DWE, RXD, TXD
21
FFFFF42B017B  enable CSA1 and CLKO
22
FFFFFD0D0108  disable hardmap
23
FFFFFD0E0107  clear level 7 interrupt
24
FFFFF100028000 CSA0/CSA1 256M -- 258M FLASH
25
FFFFF1100201A7 enable FLASH
26
FFFFFC00028F00 DRAM Config
27
FFFFFC02029667 DRAM Control
28
FFFFF106020000 CSD init -- RAS0 0-2M RAS1 2M-4M
29
FFFFF1160202DD enable DRAM cs                                                   FFFFF3000140   IVR
30
FFFFF30404007FFFFF IMR
31
 
32
*
33
* This is an optional part that initializes the on-board 68681
34
* and sends out 'Ready'
35
*
36
FFFD00050110    Reset pointer to MR1A
37
FFFD00010113    Initialize 68681 Channel A (MR1A) cs8 -parenb
38
FFFD00010100    Initialize 68681 Channel A (MR2A) -cstopb -echo -crtscts
39
FFFD000301BB    Speed 9600/9600
40
FFFD00050105    Enable both Tx & Rx
41
FFFD0007010D    \r
42
FFFD0007010A    \n
43
FFFD0007010A    \n
44
FFFD0007010A    \n
45
FFFD0007010A    \n
46
FFFD0007010A    \n
47
FFFD0007010A    \n
48
FFFD0007010A    \n
49
FFFD00070152    R
50
FFFD00070165    e
51
FFFD00070161    a
52
FFFD00070164    d
53
FFFD00070179    y
54
FFFD0007010D    \r
55
FFFD0007010A    \n

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.