OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [arch/] [m68knommu/] [platform/] [68EZ328/] [ads/] [ram.ld] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 199 simons
/* arch/m68knommu/platform/68EZ328/ads_ram.ld
2
 *
3
 * Copyright (C) 1999  Vladimir Gurevich 
4
 *                     Bear & Hare Software, Inc.
5
 *
6
 * Based on: arch/m68knommu/platform/68EZ328/ucsimm.ld
7
 */
8
 
9
MEMORY
10
        {
11
        ramvec : ORIGIN = 0x00000000, LENGTH = 0x400
12
        romvec : ORIGIN = 0x00000400, LENGTH = 0x400
13
        dram   : ORIGIN = 0x00000800, LENGTH = 0x400000 - 0x800
14
        eram   : ORIGIN = 0x00400000, LENGTH = 1
15
        flash  : ORIGIN = 0x10000000, LENGTH = 0x200000
16
        eflash : ORIGIN = 0x10200000, LENGTH = 1
17
        }
18
 
19
SECTIONS
20
{
21
        /*
22
         * Put exception vector table in the beginning of DRAM
23
         * (it must start at 0x00000000 anyway
24
         */
25
        .ramvec :
26
        {
27
                _ramvec = . ;
28
                *(.ramvec)
29
        } > ramvec
30
 
31
        /*
32
         * Now let's load the whole image into DRAM.
33
         */
34
        .romvec :
35
        {
36
                _romvec = . ;
37
                *(.romvec)
38
        } > romvec
39
 
40
        .text :
41
        {
42
                text_start = . ;
43
                *(.text)
44
                _etext = . ;
45
                __data_rom_start = ALIGN ( 4 ) ;
46
        } > dram
47
 
48
        .data :
49
        {
50
                __data_start = . ;
51
                *(.data)
52
                _edata = . ;
53
                edata = ALIGN( 0x10 ) ;
54
        } > dram
55
 
56
        .bss :
57
        {
58
                __bss_start = ALIGN( 0x10 ) ;
59
                __data_end  = ALIGN( 0x10 ) ;
60
                *(.bss)
61
                *(COMMON)
62
                end  = ALIGN( 0x10 ) ;
63
                _end = ALIGN( 0x10 ) ;
64
        } > dram
65
 
66
        .eram :
67
        {
68
                _boot_stack = . - 4;
69
                _ramend = . ;
70
        } > eram
71
 
72
        /*
73
         * These sections will just help us to define the FLASH size
74
         */
75
        .flash :
76
        {
77
                _flashstart = . ;
78
        } > flash
79
 
80
        .eflash :
81
        {
82
                _flashend = . ;
83
        } > eflash
84
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.