OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [arch/] [m68knommu/] [platform/] [68EZ328/] [ads/] [rom.ld] - Blame information for rev 1781

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 199 simons
/* arch/m68knommu/platform/68EZ328/ads_flash.ld
2
 *
3
 * Copyright (C) 1999  Vladimir Gurevich 
4
 *                     Bear & Hare Software, Inc.
5
 *
6
 * Based on: arch/m68knommu/platform/68EZ328/ucsimm.ld
7
 */
8
 
9
MEMORY
10
        {
11
        ramvec : ORIGIN = 0x00000000, LENGTH = 0x400
12
        dram   : ORIGIN = 0x00000400, LENGTH = 0x400000 - 0x400
13
        eram   : ORIGIN = 0x00400000, LENGTH = 1
14
        romvec : ORIGIN = 0x10000000, LENGTH = 0x400
15
        flash  : ORIGIN = 0x10000400, LENGTH = 0x200000 - 0x400
16
        eflash : ORIGIN = 0x10200000, LENGTH = 1
17
        }
18
 
19
SECTIONS
20
{
21
        /*
22
         * Put exception vector table in the beginning of SRAM
23
         * (it must start at 0x00000000 anyway
24
         */
25
        .ramvec :
26
        {
27
                _ramvec = . ;
28
                *(.ramvec)
29
        } > ramvec
30
 
31
        .data :
32
        {
33
                __data_start = . ;
34
                *(.data)
35
                _edata = . ;
36
                edata = ALIGN( 0x10 ) ;
37
        } > dram
38
 
39
        .bss :
40
        {
41
                __bss_start = ALIGN( 0x10 ) ;
42
                __data_end = ALIGN( 0x10 ) ;
43
                *(.bss)
44
                *(COMMON)
45
                end = ALIGN( 0x10 ) ;
46
                _end = ALIGN( 0x10 ) ;
47
        } > dram
48
 
49
        .eram :
50
        {
51
                _boot_stack = . - 4;
52
                _ramend = . ;
53
        } > eram
54
 
55
        /*
56
         * FLASH portion
57
         */
58
        .romvec :
59
        {
60
                _romvec = . ;
61
                _flashstart = . ;
62
                *(.romvec)
63
        } > romvec
64
 
65
        .text :
66
        {
67
                text_start = . ;
68
                *(.text)
69
                _etext = . ;
70
                __data_rom_start = ALIGN ( 4 ) ;
71
        } > flash
72
 
73
        .eflash :
74
        {
75
                _flashend = . ;
76
        } > eflash
77
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.