OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [arch/] [m68knommu/] [platform/] [68EZ328/] [alma_ans/] [init_ram.b] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 199 simons
************************************************************
2
* ALMA_ANS_RAM-INIT.B
3
*
4
* Init registers on ALMA_ANS board to reasonable values
5
*
6
* (C) Vladimir Gurevich, 1999
7
* Date: 9/9/1999
8
*
9
***********************************************************
10
 
11
* Initialize ALMA_ANS board *
12
 
13
FFFFF1180130  emucs init
14
FFFFF0000114  SCR init
15
FFFFFB0B0100  Disable WD
16
FFFFF40B01C3  enable RAS[01]/CAS[01]
17
FFFFF4230107  enable *DWE, RXD, TXD, CTS and RTS
18
FFFFF42B01F7  enable A20
19
FFFFFD0D0108  disable hardmap
20
FFFFFD0E0107  clear level 7 interrupt
21
FFFFF100028000 CSA0 256M -- 258M FLASH + CSA1 258M -- 260M Ethernet
22
FFFFF1100201A9
23
FFFFFC00028F00 DRAM Config
24
FFFFFC02029667 DRAM Control
25
FFFFF106020000 CSD init -- RAS0 0-1M RAS1 1M-2M
26
FFFFF1160202DB enable DRAM cs
27
FFFFF3000140   IVR
28
FFFFF30404007FFFFF IMR

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.