OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [arch/] [m68knommu/] [platform/] [68EZ328/] [alma_ans/] [ram.ld] - Blame information for rev 199

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 199 simons
/* arch/m68knommu/platform/68EZ328/alma_ans_ram.ld
2
 *
3
 * Copyright (C) 1999  Vladimir Gurevich 
4
 *                     Bear & Hare Software, Inc.
5
 *
6
 * Based on: arch/m68knommu/platform/68EZ328/ucsimm.ld
7
 * Copyright (C) 1998  D. Jeff Dionne ,
8
 *                     Kenneth Albanowski ,
9
 *                     The Silver Hammer Group, Ltd.
10
 */
11
 
12
MEMORY
13
        {
14
        ramvec : ORIGIN = 0x00000000, LENGTH = 0x400
15
        romvec : ORIGIN = 0x00000400, LENGTH = 0x400
16
        dram   : ORIGIN = 0x00000800, LENGTH = 0x200000 - 0x800
17
        eram   : ORIGIN = 0x00200000, LENGTH = 1
18
        flash  : ORIGIN = 0x10000000, LENGTH = 0x200000
19
        eflash : ORIGIN = 0x10200000, LENGTH = 1
20
        }
21
 
22
SECTIONS
23
{
24
        /*
25
         * Put exception vector table in the beginning of DRAM
26
         * (it must start at 0x00000000 anyway
27
         */
28
        .ramvec :
29
        {
30
                _ramvec = . ;
31
                *(.ramvec)
32
        } > ramvec
33
 
34
        /*
35
         * Now let's load the whole image into DRAM.
36
         */
37
        .romvec :
38
        {
39
                _romvec = . ;
40
                *(.romvec)
41
        } > romvec
42
 
43
        .text :
44
        {
45
                text_start = . ;
46
                *(.text)
47
                _etext = . ;
48
                __data_rom_start = ALIGN ( 4 ) ;
49
        } > dram
50
 
51
        .data :
52
        {
53
                __data_start = . ;
54
                *(.data)
55
                _edata = . ;
56
                edata = ALIGN( 0x10 ) ;
57
        } > dram
58
 
59
        .bss :
60
        {
61
                __bss_start = ALIGN( 0x10 ) ;
62
                __data_end  = ALIGN( 0x10 ) ;
63
                *(.bss)
64
                *(COMMON)
65
                end  = ALIGN( 0x10 ) ;
66
                _end = ALIGN( 0x10 ) ;
67
        } > dram
68
 
69
        .eram :
70
        {
71
                _boot_stack = . - 4;
72
                _ramend = . ;
73
        } > eram
74
 
75
        /*
76
         * These sections will just help us to define the FLASH size
77
         */
78
        .flash :
79
        {
80
                _flashstart = . ;
81
        } > flash
82
 
83
        .eflash :
84
        {
85
                _flashend = . ;
86
        } > eflash
87
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.