OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [arch/] [or32/] [board/] [ram.ld] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 666 simons
MEMORY
2
        {
3 988 simons
        romvec : ORIGIN = 0xf0010000, LENGTH = 0x00002000
4
        flash  : ORIGIN = 0xf0012000, LENGTH = 0x00200000 - 0x00012000
5
        eflash : ORIGIN = 0xf0200000, LENGTH = 0
6 666 simons
        ramvec : ORIGIN = 0x00000000, LENGTH = 0x00002000
7
        ram    : ORIGIN = 0x00020400, LENGTH = 0x00400000 - 0x00020400
8 1262 phoenix
        eram   : ORIGIN = 0x00800000, LENGTH = 0
9
        initrd : ORIGIN = 0x00700000, LENGTH = 0x00400000
10 666 simons
        }
11
 
12
SECTIONS
13
{
14
        .ramvec :
15
        {
16 1262 phoenix
        __ramvec = . ;
17 666 simons
        __ramvec_start = . ;
18
        *(.ramvec)
19
        __ramvec_end = . ;
20
        } > ramvec
21 1262 phoenix
 
22 666 simons
        .romvec :
23
        {
24
        __romvec = . ;
25
        } > romvec
26 1262 phoenix
 
27 666 simons
        .text :
28
        {
29
        __ramstart = . ;
30
        text_start = . ;
31
        *(.text)
32
        ___data_rom_start = ALIGN ( 4 ) ;
33
        } > ram
34 1262 phoenix
 
35
        .rodata :
36 666 simons
        {
37 1262 phoenix
        *(.rodata)
38
        *(.rodata.str1.1)
39
        __etext = . ;
40
        } > ram
41
 
42
        .data :
43
        {
44 666 simons
        __sdata = . ;
45
        ___data_start = . ;
46
        *(.data)
47
        __edata = . ;
48
        __end_data = . ;
49
        edata = ALIGN( 0x10 ) ;
50
        } > ram
51 1262 phoenix
 
52
        .bss :
53 666 simons
        {
54
        __sbss = ALIGN( 0x10 ) ;
55
        ___bss_start = ALIGN( 0x10 ) ;
56
        __data_end = ALIGN( 0x10 ) ;
57
        *(.bss)
58
        *(COMMON)
59
        __ebss = . ;
60
        ___bss_end = . ;
61
        end = ALIGN( 0x10 ) ;
62
        __end = ALIGN( 0x10 ) ;
63
        } > ram
64 1262 phoenix
 
65 666 simons
        .eram :
66
        {
67
        __ramend = . ;
68
        } > eram
69 1262 phoenix
 
70 666 simons
        .initrd :
71
        {
72
        __initrd_start = . ;
73
        *(.initrd)
74
        __initrd_end = . ;
75
        } > initrd
76
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.