OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [arch/] [or32/] [board/] [rom.ld] - Blame information for rev 988

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 666 simons 
MEMORY
2 
        {
3 988 simons 
        romvec : ORIGIN = 0xf0000000, LENGTH = 0x2000
4 
        flash  : ORIGIN = 0xf0002000, LENGTH = 0x00800000 - 0x2000
5 
        eflash : ORIGIN = 0xf0800000, LENGTH = 0
6 666 simons 
        ramvec : ORIGIN = 0x00000000, LENGTH = 0x00002000
7 718 simons 
        ram    : ORIGIN = 0x00002000, LENGTH = 0x00800000 - 0x2000
8 
        eram   : ORIGIN = 0x00800000, LENGTH = 0
9 666 simons 
        }
10 
 
11 
SECTIONS
12 
{
13 
        .romvec :
14 
        {
15 
        __romvec = . ;
16 
        *(.romvec)
17 
        } > romvec
18 743 simons 
 
19 666 simons 
        .text :
20 
        {
21 
        ___rom_start = . ;
22 
        text_start = . ;
23 
        *(.text)
24 852 simons 
        } > flash
25 
 
26 
        .rodata :
27 
        {
28 
        *(.rodata)
29 666 simons 
        __etext = . ;
30 
        } > flash
31 743 simons 
 
32 666 simons 
        .initrd :
33 
        {
34 
        __initrd_start = . ;
35 
        *(.initrd)
36 
        __initrd_end = . ;
37 
        ___data_rom_start = . ;
38 
        } > flash
39 743 simons 
 
40 666 simons 
        .eflash :
41 
        {
42 
        __flashend = . ;
43 
        } > eflash
44 743 simons 
 
45 666 simons 
        .data :
46 
        AT ( ADDR (.initrd) + SIZEOF (.initrd))
47 
        {
48 988 simons 
        __ramstart = . ;
49 666 simons 
        __sdata = . ;
50 
        ___data_start = . ;
51 
        *(.data)
52 
        __edata = . ;
53 
        __end_data = . ;
54 
        __data_end = . ;
55 
        edata = ALIGN( 0x10 ) ;
56 
        } > ram
57 743 simons 
 
58 666 simons 
        .bss :
59 
        {
60 
        __sbss = ALIGN( 0x10 ) ;
61 
        ___bss_start = ALIGN( 0x10 ) ;
62 
        *(.bss)
63 
        *(COMMON)
64 
        __ebss = . ;
65 
        ___bss_end = . ;
66 
        end = ALIGN( 0x10 ) ;
67 
        __end = ALIGN( 0x10 ) ;
68 
        } > ram
69 743 simons 
 
70 666 simons 
        .ramvec :
71 
        AT ( ADDR (.initrd) + SIZEOF (.initrd) + SIZEOF (.data))
72 
        {
73 
        __ramvec_start = . ;
74 
        *(.ramvec)
75 
        __ramvec_end = . ;
76 
        } > ramvec
77 743 simons 
 
78 666 simons 
        .eram :
79 
        {
80 
        __ramend = . ;
81 
        } > eram
82 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.