OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [include/] [asm-armnommu/] [arch-rpc/] [hardware.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 199 simons
/*
2
 * linux/include/asm-arm/arch-rpc/hardware.h
3
 *
4
 * Copyright (C) 1996 Russell King.
5
 *
6
 * This file contains the hardware definitions of the RiscPC series machines.
7
 */
8
 
9
#ifndef __ASM_ARCH_HARDWARE_H
10
#define __ASM_ARCH_HARDWARE_H
11
 
12
/*
13
 * What hardware must be present
14
 */
15
#define HAS_IOMD
16
#define HAS_VIDC20
17
 
18
/* Hardware addresses of major areas.
19
 *  *_START is the physical address
20
 *  *_SIZE  is the size of the region
21
 *  *_BASE  is the virtual address
22
 */
23
#define RAM_SIZE                0x10000000
24
#define RAM_START               0x10000000
25
 
26
#define EASI_SIZE               0x08000000      /* EASI I/O */
27
#define EASI_START              0x08000000
28
#define EASI_BASE               0xe5000000
29
 
30
#define IO_START                0x03000000      /* I/O */
31
#define IO_SIZE                 0x01000000
32
#define IO_BASE                 0xe0000000
33
 
34
#define SCREEN_START            0x02000000      /* VRAM */
35
#define SCREEN2_END             0xe0000000
36
#define SCREEN2_BASE            0xd8000000
37
#define SCREEN1_END             0xd8000000
38
#define SCREEN1_BASE            0xd0000000
39
 
40
 
41
#ifndef __ASSEMBLER__
42
 
43
/*
44
 * for use with inb/outb
45
 */
46
#define IO_VIDC_AUDIO_BASE      0x80140000
47
#define IO_VIDC_BASE            0x80100000
48
#define IO_IOMD_BASE            0x80080000
49
 
50
#define IO_EC_EASI_BASE         0x81400000
51
#define IO_EC_IOC4_BASE         0x8009c000
52
#define IO_EC_IOC_BASE          0x80090000
53
#define IO_EC_MEMC8_BASE        0x8000ac00
54
#define IO_EC_MEMC_BASE         0x80000000
55
 
56
/*
57
 * IO definitions
58
 */
59
#define EXPMASK_BASE            ((volatile unsigned char *)0xe0360000)
60
#define IOEB_BASE               ((volatile unsigned char *)0xe0350050)
61
#define IOC_BASE                ((volatile unsigned char *)0xe0200000)
62
#define PCIO_FLOPPYDMABASE      ((volatile unsigned char *)0xe002a000)
63
#define PCIO_BASE               0xe0010000
64
 
65
/*
66
 * Offsets from RAM base
67
 */
68
#define PARAMS_OFFSET           0x0100
69
#define KERNEL_OFFSET           0x8000
70
 
71
/*
72
 * RAM definitions
73
 */
74
#define MAPTOPHYS(x)            (x)
75
#define KERNTOPHYS(x)           ((unsigned long)(&x))
76
#define GET_MEMORY_END(p)       (PAGE_OFFSET + p->u1.s.page_size * \
77
                                                (p->u1.s.pages_in_bank[0] + \
78
                                                 p->u1.s.pages_in_bank[1] + \
79
                                                 p->u1.s.pages_in_bank[2] + \
80
                                                 p->u1.s.pages_in_bank[3]))
81
 
82
#define KERNEL_BASE             (PAGE_OFFSET + KERNEL_OFFSET)
83
#define PARAMS_BASE             (PAGE_OFFSET + PARAMS_OFFSET)
84
#define Z_PARAMS_BASE           (RAM_START + PARAMS_OFFSET)
85
#define SAFE_ADDR               0x00000000      /* ROM */
86
 
87
#else
88
 
89
#define VIDC_SND_BASE           0xe0500000
90
#define VIDC_BASE               0xe0400000
91
#define IOMD_BASE               0xe0200000
92
#define IOC_BASE                0xe0200000
93
#define PCIO_FLOPPYDMABASE      0xe002a000
94
#define PCIO_BASE               0xe0010000
95
#define IO_BASE                 0xe0000000
96
 
97
#endif
98
#endif
99
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.