OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [include/] [asm-m68knommu/] [MC68328.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 199 simons 
 
2 
/* include/asm-m68knommu/MC68328.h: '328 control registers
3 
 *
4 
 * Copyright (C) 1999  Vladimir Gurevich <vgurevic@cisco.com>
5 
 *                     Bear & Hare Software, Inc.
6 
 *
7 
 * Based on include/asm-m68knommu/MC68332.h
8 
 * Copyright (C) 1998  Kenneth Albanowski <kjahds@kjahds.com>,
9 
 *                     The Silver Hammer Group, Ltd.
10 
 *
11 
 */
12 
 
13 
#ifndef _MC68328_H_
14 
#define _MC68328_H_
15 
 
16 
#define BYTE_REF(addr) (*((volatile unsigned char*)addr))
17 
#define WORD_REF(addr) (*((volatile unsigned short*)addr))
18 
#define LONG_REF(addr) (*((volatile unsigned long*)addr))
19 
 
20 
#define PUT_FIELD(field, val) (((val) << field##_SHIFT) & field##_MASK)
21 
#define GET_FIELD(reg, field) (((reg) & field##_MASK) >> field##_SHIFT)
22 
 
23 
/**********
24 
 *
25 
 * 0xFFFFF0xx -- System Control
26 
 *
27 
 **********/
28 
 
29 
/*
30 
 * System Control Register (SCR)
31 
 */
32 
#define SCR_ADDR        0xfffff000
33 
#define SCR             BYTE_REF(SCR_ADDR)
34 
 
35 
#define SCR_WDTH8       0x01    /* 8-Bit Width Select */
36 
#define SCR_DMAP        0x04    /* Double Map */
37 
#define SCR_SO          0x08    /* Supervisor Only */
38 
#define SCR_BETEN       0x10    /* Bus-Error Time-Out Enable */
39 
#define SCR_PRV         0x20    /* Privilege Violation */
40 
#define SCR_WPV         0x40    /* Write Protect Violation */
41 
#define SCR_BETO        0x80    /* Bus-Error TimeOut */
42 
 
43 
/*
44 
 * Mask Revision Register
45 
 */
46 
#define MRR_ADDR 0xfffff004
47 
#define MRR      LONG_REF(MRR_ADDR)
48 
 
49 
/**********
50 
 *
51 
 * 0xFFFFF1xx -- Chip-Select logic
52 
 *
53 
 **********/
54 
 
55 
/**********
56 
 *
57 
 * 0xFFFFF2xx -- Phase Locked Loop (PLL) & Power Control
58 
 *
59 
 **********/
60 
 
61 
/*
62 
 * Group Base Address Registers
63 
 */
64 
#define GRPBASEA_ADDR   0xfffff100
65 
#define GRPBASEB_ADDR   0xfffff102
66 
#define GRPBASEC_ADDR   0xfffff104
67 
#define GRPBASED_ADDR   0xfffff106
68 
 
69 
#define GRPBASEA        WORD_REF(GRPBASEA_ADDR)
70 
#define GRPBASEB        WORD_REF(GRPBASEB_ADDR)
71 
#define GRPBASEC        WORD_REF(GRPBASEC_ADDR)
72 
#define GRPBASED        WORD_REF(GRPBASED_ADDR)
73 
 
74 
#define GRPBASE_V         0x0001        /* Valid */
75 
#define GRPBASE_GBA_MASK  0xfff0        /* Group Base Address (bits 31-20) */
76 
 
77 
/*
78 
 * Group Base Address Mask Registers
79 
 */
80 
#define GRPMASKA_ADDR   0xfffff108
81 
#define GRPMASKB_ADDR   0xfffff10a
82 
#define GRPMASKC_ADDR   0xfffff10c
83 
#define GRPMASKD_ADDR   0xfffff10e
84 
 
85 
#define GRPMASKA        WORD_REF(GRPMASKA_ADDR)
86 
#define GRPMASKB        WORD_REF(GRPMASKB_ADDR)
87 
#define GRPMASKC        WORD_REF(GRPMASKC_ADDR)
88 
#define GRPMASKD        WORD_REF(GRPMASKD_ADDR)
89 
 
90 
#define GRMMASK_GMA_MASK 0xfffff0       /* Group Base Mask (bits 31-20) */
91 
 
92 
/*
93 
 * Chip-Select Option Registers (group A)
94 
 */
95 
#define CSA0_ADDR       0xfffff110
96 
#define CSA1_ADDR       0xfffff114
97 
#define CSA2_ADDR       0xfffff118
98 
#define CSA3_ADDR       0xfffff11c
99 
 
100 
#define CSA0            LONG_REF(CSA0_ADDR)
101 
#define CSA1            LONG_REF(CSA1_ADDR)
102 
#define CSA2            LONG_REF(CSA2_ADDR)
103 
#define CSA3            LONG_REF(CSA3_ADDR)
104 
 
105 
#define CSA_WAIT_MASK   0x00000007      /* Wait State Selection */
106 
#define CSA_WAIT_SHIFT  0
107 
#define CSA_RO          0x00000008      /* Read-Only */
108 
#define CSA_AM_MASK     0x0000ff00      /* Address Mask (bits 23-16) */
109 
#define CSA_AM_SHIFT    8
110 
#define CSA_BUSW        0x00010000      /* Bus Width Select */
111 
#define CSA_AC_MASK     0xff000000      /* Address Compare (bits 23-16) */
112 
#define CSA_AC_SHIFT    24
113 
 
114 
/*
115 
 * Chip-Select Option Registers (group B)
116 
 */
117 
#define CSB0_ADDR       0xfffff120
118 
#define CSB1_ADDR       0xfffff124
119 
#define CSB2_ADDR       0xfffff128
120 
#define CSB3_ADDR       0xfffff12c
121 
 
122 
#define CSB0            LONG_REF(CSB0_ADDR)
123 
#define CSB1            LONG_REF(CSB1_ADDR)
124 
#define CSB2            LONG_REF(CSB2_ADDR)
125 
#define CSB3            LONG_REF(CSB3_ADDR)
126 
 
127 
#define CSB_WAIT_MASK   0x00000007      /* Wait State Selection */
128 
#define CSB_WAIT_SHIFT  0
129 
#define CSB_RO          0x00000008      /* Read-Only */
130 
#define CSB_AM_MASK     0x0000ff00      /* Address Mask (bits 23-16) */
131 
#define CSB_AM_SHIFT    8
132 
#define CSB_BUSW        0x00010000      /* Bus Width Select */
133 
#define CSB_AC_MASK     0xff000000      /* Address Compare (bits 23-16) */
134 
#define CSB_AC_SHIFT    24
135 
 
136 
/*
137 
 * Chip-Select Option Registers (group C)
138 
 */
139 
#define CSC0_ADDR       0xfffff130
140 
#define CSC1_ADDR       0xfffff134
141 
#define CSC2_ADDR       0xfffff138
142 
#define CSC3_ADDR       0xfffff13c
143 
 
144 
#define CSC0            LONG_REF(CSC0_ADDR)
145 
#define CSC1            LONG_REF(CSC1_ADDR)
146 
#define CSC2            LONG_REF(CSC2_ADDR)
147 
#define CSC3            LONG_REF(CSC3_ADDR)
148 
 
149 
#define CSC_WAIT_MASK   0x00000007      /* Wait State Selection */
150 
#define CSC_WAIT_SHIFT  0
151 
#define CSC_RO          0x00000008      /* Read-Only */
152 
#define CSC_AM_MASK     0x0000fff0      /* Address Mask (bits 23-12) */
153 
#define CSC_AM_SHIFT    4
154 
#define CSC_BUSW        0x00010000      /* Bus Width Select */
155 
#define CSC_AC_MASK     0xfff00000      /* Address Compare (bits 23-12) */
156 
#define CSC_AC_SHIFT    20
157 
 
158 
/*
159 
 * Chip-Select Option Registers (group D)
160 
 */
161 
#define CSD0_ADDR       0xfffff140
162 
#define CSD1_ADDR       0xfffff144
163 
#define CSD2_ADDR       0xfffff148
164 
#define CSD3_ADDR       0xfffff14c
165 
 
166 
#define CSD0            LONG_REF(CSD0_ADDR)
167 
#define CSD1            LONG_REF(CSD1_ADDR)
168 
#define CSD2            LONG_REF(CSD2_ADDR)
169 
#define CSD3            LONG_REF(CSD3_ADDR)
170 
 
171 
#define CSD_WAIT_MASK   0x00000007      /* Wait State Selection */
172 
#define CSD_WAIT_SHIFT  0
173 
#define CSD_RO          0x00000008      /* Read-Only */
174 
#define CSD_AM_MASK     0x0000fff0      /* Address Mask (bits 23-12) */
175 
#define CSD_AM_SHIFT    4
176 
#define CSD_BUSW        0x00010000      /* Bus Width Select */
177 
#define CSD_AC_MASK     0xfff00000      /* Address Compare (bits 23-12) */
178 
#define CSD_AC_SHIFT    20
179 
 
180 
/**********
181 
 *
182 
 * 0xFFFFF2xx -- Phase Locked Loop (PLL) & Power Control
183 
 *
184 
 **********/
185 
 
186 
/*
187 
 * PLL Control Register
188 
 */
189 
#define PLLCR_ADDR      0xfffff200
190 
#define PLLCR           WORD_REF(PLLCR_ADDR)
191 
 
192 
#define PLLCR_DISPLL           0x0008   /* Disable PLL */
193 
#define PLLCR_CLKEN            0x0010   /* Clock (CLKO pin) enable */
194 
#define PLLCR_SYSCLK_SEL_MASK  0x0700   /* System Clock Selection */
195 
#define PLLCR_SYSCLK_SEL_SHIFT 8
196 
#define PLLCR_PIXCLK_SEL_MASK  0x3800   /* LCD Clock Selection */
197 
#define PLLCR_PIXCLK_SEL_SHIFT 11
198 
 
199 
/* 'EZ328-compatible definitions */
200 
#define PLLCR_LCDCLK_SEL_MASK   PLLCR_PIXCLK_SEL_MASK
201 
#define PLLCR_LCDCLK_SEL_SHIFT  PLLCR_PIXCLK_SEL_SHIFT
202 
 
203 
/*
204 
 * PLL Frequency Select Register
205 
 */
206 
#define PLLFSR_ADDR     0xfffff202
207 
#define PLLFSR          WORD_REF(PLLFSR_ADDR)
208 
 
209 
#define PLLFSR_PC_MASK  0x00ff          /* P Count */
210 
#define PLLFSR_PC_SHIFT 0
211 
#define PLLFSR_QC_MASK  0x0f00          /* Q Count */
212 
#define PLLFSR_QC_SHIFT 8
213 
#define PLLFSR_PROT     0x4000          /* Protect P & Q */
214 
#define PLLFSR_CLK32    0x8000          /* Clock 32 (kHz) */
215 
 
216 
/*
217 
 * Power Control Register
218 
 */
219 
#define PCTRL_ADDR      0xfffff207
220 
#define PCTRL           BYTE_REF(PCTRL_ADDR)
221 
 
222 
#define PCTRL_WIDTH_MASK        0x1f    /* CPU Clock bursts width */
223 
#define PCTRL_WIDTH_SHIFT       0
224 
#define PCTRL_STOP              0x40    /* Enter power-save mode immediately */
225 
#define PCTRL_PCEN              0x80    /* Power Control Enable */
226 
 
227 
/**********
228 
 *
229 
 * 0xFFFFF3xx -- Interrupt Controller
230 
 *
231 
 **********/
232 
 
233 
/*
234 
 * Interrupt Vector Register
235 
 */
236 
#define IVR_ADDR        0xfffff300
237 
#define IVR             BYTE_REF(IVR_ADDR)
238 
 
239 
#define IVR_VECTOR_MASK 0xF8
240 
 
241 
/*
242 
 * Interrupt control Register
243 
 */
244 
#define ICR_ADRR        0xffff302
245 
#define ICR             WORD_REF(ICR_ADDR)
246 
 
247 
#define ICR_ET6         0x0100  /* Edge Trigger Select for IRQ6 */
248 
#define ICR_ET3         0x0200  /* Edge Trigger Select for IRQ3 */
249 
#define ICR_ET2         0x0400  /* Edge Trigger Select for IRQ2 */
250 
#define ICR_ET1         0x0800  /* Edge Trigger Select for IRQ1 */
251 
#define ICR_POL6        0x1000  /* Polarity Control for IRQ6 */
252 
#define ICR_POL3        0x2000  /* Polarity Control for IRQ3 */
253 
#define ICR_POL2        0x4000  /* Polarity Control for IRQ2 */
254 
#define ICR_POL1        0x8000  /* Polarity Control for IRQ1 */
255 
 
256 
/*
257 
 * Interrupt Mask Register
258 
 */
259 
#define IMR_ADDR        0xfffff304
260 
#define IMR             LONG_REF(IMR_ADDR)
261 
 
262 
/*
263 
 * Define the names for bit positions first. This is useful for
264 
 * request_irq
265 
 */
266 
#define SPIM_IRQ_NUM    0        /* SPI Master interrupt */
267 
#define TMR2_IRQ_NUM    1       /* Timer 2 interrupt */
268 
#define UART_IRQ_NUM    2       /* UART interrupt */
269 
#define WDT_IRQ_NUM     3       /* Watchdog Timer interrupt */
270 
#define RTC_IRQ_NUM     4       /* RTC interrupt */
271 
#define KB_IRQ_NUM      6       /* Keyboard Interrupt */
272 
#define PWM_IRQ_NUM     7       /* Pulse-Width Modulator int. */
273 
#define INT0_IRQ_NUM    8       /* External INT0 */
274 
#define INT1_IRQ_NUM    9       /* External INT1 */
275 
#define INT2_IRQ_NUM    10      /* External INT2 */
276 
#define INT3_IRQ_NUM    11      /* External INT3 */
277 
#define INT4_IRQ_NUM    12      /* External INT4 */
278 
#define INT5_IRQ_NUM    13      /* External INT5 */
279 
#define INT6_IRQ_NUM    14      /* External INT6 */
280 
#define INT7_IRQ_NUM    15      /* External INT7 */
281 
#define IRQ1_IRQ_NUM    16      /* IRQ1 */
282 
#define IRQ2_IRQ_NUM    17      /* IRQ2 */
283 
#define IRQ3_IRQ_NUM    18      /* IRQ3 */
284 
#define IRQ6_IRQ_NUM    19      /* IRQ6 */
285 
#define PEN_IRQ_NUM     20      /* Pen Interrupt */
286 
#define SPIS_IRQ_NUM    21      /* SPI Slave Interrupt */
287 
#define TMR1_IRQ_NUM    22      /* Timer 1 interrupt */
288 
#define IRQ7_IRQ_NUM    23      /* IRQ7 */
289 
 
290 
/* '328-compatible definitions */
291 
#define SPI_IRQ_NUM     SPIM_IRQ_NUM
292 
#define TMR_IRQ_NUM     TMR1_IRQ_NUM
293 
 
294 
/*
295 
 * Here go the bitmasks themselves
296 
 */
297 
#define IMR_MSPIM       (1 << SPIM _IRQ_NUM)    /* Mask SPI Master interrupt */
298 
#define IMR_MTMR2       (1 << TMR2_IRQ_NUM)     /* Mask Timer 2 interrupt */
299 
#define IMR_MUART       (1 << UART_IRQ_NUM)     /* Mask UART interrupt */
300 
#define IMR_MWDT        (1 << WDT_IRQ_NUM)      /* Mask Watchdog Timer interrupt */
301 
#define IMR_MRTC        (1 << RTC_IRQ_NUM)      /* Mask RTC interrupt */
302 
#define IMR_MKB         (1 << KB_IRQ_NUM)       /* Mask Keyboard Interrupt */
303 
#define IMR_MPWM        (1 << PWM_IRQ_NUM)      /* Mask Pulse-Width Modulator int. */
304 
#define IMR_MINT0       (1 << INT0_IRQ_NUM)     /* Mask External INT0 */
305 
#define IMR_MINT1       (1 << INT1_IRQ_NUM)     /* Mask External INT1 */
306 
#define IMR_MINT2       (1 << INT2_IRQ_NUM)     /* Mask External INT2 */
307 
#define IMR_MINT3       (1 << INT3_IRQ_NUM)     /* Mask External INT3 */
308 
#define IMR_MINT4       (1 << INT4_IRQ_NUM)     /* Mask External INT4 */
309 
#define IMR_MINT5       (1 << INT5_IRQ_NUM)     /* Mask External INT5 */
310 
#define IMR_MINT6       (1 << INT6_IRQ_NUM)     /* Mask External INT6 */
311 
#define IMR_MINT7       (1 << INT7_IRQ_NUM)     /* Mask External INT7 */
312 
#define IMR_MIRQ1       (1 << IRQ1_IRQ_NUM)     /* Mask IRQ1 */
313 
#define IMR_MIRQ2       (1 << IRQ2_IRQ_NUM)     /* Mask IRQ2 */
314 
#define IMR_MIRQ3       (1 << IRQ3_IRQ_NUM)     /* Mask IRQ3 */
315 
#define IMR_MIRQ6       (1 << IRQ6_IRQ_NUM)     /* Mask IRQ6 */
316 
#define IMR_MPEN        (1 << PEN_IRQ_NUM)      /* Mask Pen Interrupt */
317 
#define IMR_MSPIS       (1 << SPIS_IRQ_NUM)     /* Mask SPI Slave Interrupt */
318 
#define IMR_MTMR1       (1 << TMR1_IRQ_NUM)     /* Mask Timer 1 interrupt */
319 
#define IMR_MIRQ7       (1 << IRQ7_IRQ_NUM)     /* Mask IRQ7 */
320 
 
321 
/* 'EZ328-compatible definitions */
322 
#define IMR_MSPI        IMR_MSPIM
323 
#define IMR_MTMR        IMR_MTMR1
324 
 
325 
/*
326 
 * Interrupt Wake-Up Enable Register
327 
 */
328 
#define IWR_ADDR        0xfffff308
329 
#define IWR             LONG_REF(IWR_ADDR)
330 
 
331 
#define IWR_SPIM        (1 << SPIM _IRQ_NUM)    /* SPI Master interrupt */
332 
#define IWR_TMR2        (1 << TMR2_IRQ_NUM)     /* Timer 2 interrupt */
333 
#define IWR_UART        (1 << UART_IRQ_NUM)     /* UART interrupt */
334 
#define IWR_WDT         (1 << WDT_IRQ_NUM)      /* Watchdog Timer interrupt */
335 
#define IWR_RTC         (1 << RTC_IRQ_NUM)      /* RTC interrupt */
336 
#define IWR_KB          (1 << KB_IRQ_NUM)       /* Keyboard Interrupt */
337 
#define IWR_PWM         (1 << PWM_IRQ_NUM)      /* Pulse-Width Modulator int. */
338 
#define IWR_INT0        (1 << INT0_IRQ_NUM)     /* External INT0 */
339 
#define IWR_INT1        (1 << INT1_IRQ_NUM)     /* External INT1 */
340 
#define IWR_INT2        (1 << INT2_IRQ_NUM)     /* External INT2 */
341 
#define IWR_INT3        (1 << INT3_IRQ_NUM)     /* External INT3 */
342 
#define IWR_INT4        (1 << INT4_IRQ_NUM)     /* External INT4 */
343 
#define IWR_INT5        (1 << INT5_IRQ_NUM)     /* External INT5 */
344 
#define IWR_INT6        (1 << INT6_IRQ_NUM)     /* External INT6 */
345 
#define IWR_INT7        (1 << INT7_IRQ_NUM)     /* External INT7 */
346 
#define IWR_IRQ1        (1 << IRQ1_IRQ_NUM)     /* IRQ1 */
347 
#define IWR_IRQ2        (1 << IRQ2_IRQ_NUM)     /* IRQ2 */
348 
#define IWR_IRQ3        (1 << IRQ3_IRQ_NUM)     /* IRQ3 */
349 
#define IWR_IRQ6        (1 << IRQ6_IRQ_NUM)     /* IRQ6 */
350 
#define IWR_PEN         (1 << PEN_IRQ_NUM)      /* Pen Interrupt */
351 
#define IWR_SPIS        (1 << SPIS_IRQ_NUM)     /* SPI Slave Interrupt */
352 
#define IWR_TMR1        (1 << TMR1_IRQ_NUM)     /* Timer 1 interrupt */
353 
#define IWR_IRQ7        (1 << IRQ7_IRQ_NUM)     /* IRQ7 */
354 
 
355 
/*
356 
 * Interrupt Status Register
357 
 */
358 
#define ISR_ADDR        0xfffff30c
359 
#define ISR             LONG_REF(ISR_ADDR)
360 
 
361 
#define ISR_SPIM        (1 << SPIM _IRQ_NUM)    /* SPI Master interrupt */
362 
#define ISR_TMR2        (1 << TMR2_IRQ_NUM)     /* Timer 2 interrupt */
363 
#define ISR_UART        (1 << UART_IRQ_NUM)     /* UART interrupt */
364 
#define ISR_WDT         (1 << WDT_IRQ_NUM)      /* Watchdog Timer interrupt */
365 
#define ISR_RTC         (1 << RTC_IRQ_NUM)      /* RTC interrupt */
366 
#define ISR_KB          (1 << KB_IRQ_NUM)       /* Keyboard Interrupt */
367 
#define ISR_PWM         (1 << PWM_IRQ_NUM)      /* Pulse-Width Modulator int. */
368 
#define ISR_INT0        (1 << INT0_IRQ_NUM)     /* External INT0 */
369 
#define ISR_INT1        (1 << INT1_IRQ_NUM)     /* External INT1 */
370 
#define ISR_INT2        (1 << INT2_IRQ_NUM)     /* External INT2 */
371 
#define ISR_INT3        (1 << INT3_IRQ_NUM)     /* External INT3 */
372 
#define ISR_INT4        (1 << INT4_IRQ_NUM)     /* External INT4 */
373 
#define ISR_INT5        (1 << INT5_IRQ_NUM)     /* External INT5 */
374 
#define ISR_INT6        (1 << INT6_IRQ_NUM)     /* External INT6 */
375 
#define ISR_INT7        (1 << INT7_IRQ_NUM)     /* External INT7 */
376 
#define ISR_IRQ1        (1 << IRQ1_IRQ_NUM)     /* IRQ1 */
377 
#define ISR_IRQ2        (1 << IRQ2_IRQ_NUM)     /* IRQ2 */
378 
#define ISR_IRQ3        (1 << IRQ3_IRQ_NUM)     /* IRQ3 */
379 
#define ISR_IRQ6        (1 << IRQ6_IRQ_NUM)     /* IRQ6 */
380 
#define ISR_PEN         (1 << PEN_IRQ_NUM)      /* Pen Interrupt */
381 
#define ISR_SPIS        (1 << SPIS_IRQ_NUM)     /* SPI Slave Interrupt */
382 
#define ISR_TMR1        (1 << TMR1_IRQ_NUM)     /* Timer 1 interrupt */
383 
#define ISR_IRQ7        (1 << IRQ7_IRQ_NUM)     /* IRQ7 */
384 
 
385 
/* 'EZ328-compatible definitions */
386 
#define ISR_SPI ISR_SPIM
387 
#define ISR_TMR ISR_TMR1
388 
 
389 
/*
390 
 * Interrupt Pending Register
391 
 */
392 
#define IPR_ADDR        0xfffff310
393 
#define IPR             LONG_REF(IPR_ADDR)
394 
 
395 
#define IPR_SPIM        (1 << SPIM _IRQ_NUM)    /* SPI Master interrupt */
396 
#define IPR_TMR2        (1 << TMR2_IRQ_NUM)     /* Timer 2 interrupt */
397 
#define IPR_UART        (1 << UART_IRQ_NUM)     /* UART interrupt */
398 
#define IPR_WDT         (1 << WDT_IRQ_NUM)      /* Watchdog Timer interrupt */
399 
#define IPR_RTC         (1 << RTC_IRQ_NUM)      /* RTC interrupt */
400 
#define IPR_KB          (1 << KB_IRQ_NUM)       /* Keyboard Interrupt */
401 
#define IPR_PWM         (1 << PWM_IRQ_NUM)      /* Pulse-Width Modulator int. */
402 
#define IPR_INT0        (1 << INT0_IRQ_NUM)     /* External INT0 */
403 
#define IPR_INT1        (1 << INT1_IRQ_NUM)     /* External INT1 */
404 
#define IPR_INT2        (1 << INT2_IRQ_NUM)     /* External INT2 */
405 
#define IPR_INT3        (1 << INT3_IRQ_NUM)     /* External INT3 */
406 
#define IPR_INT4        (1 << INT4_IRQ_NUM)     /* External INT4 */
407 
#define IPR_INT5        (1 << INT5_IRQ_NUM)     /* External INT5 */
408 
#define IPR_INT6        (1 << INT6_IRQ_NUM)     /* External INT6 */
409 
#define IPR_INT7        (1 << INT7_IRQ_NUM)     /* External INT7 */
410 
#define IPR_IRQ1        (1 << IRQ1_IRQ_NUM)     /* IRQ1 */
411 
#define IPR_IRQ2        (1 << IRQ2_IRQ_NUM)     /* IRQ2 */
412 
#define IPR_IRQ3        (1 << IRQ3_IRQ_NUM)     /* IRQ3 */
413 
#define IPR_IRQ6        (1 << IRQ6_IRQ_NUM)     /* IRQ6 */
414 
#define IPR_PEN         (1 << PEN_IRQ_NUM)      /* Pen Interrupt */
415 
#define IPR_SPIS        (1 << SPIS_IRQ_NUM)     /* SPI Slave Interrupt */
416 
#define IPR_TMR1        (1 << TMR1_IRQ_NUM)     /* Timer 1 interrupt */
417 
#define IPR_IRQ7        (1 << IRQ7_IRQ_NUM)     /* IRQ7 */
418 
 
419 
/* 'EZ328-compatible definitions */
420 
#define IPR_SPI IPR_SPIM
421 
#define IPR_TMR IPR_TMR1
422 
 
423 
/**********
424 
 *
425 
 * 0xFFFFF4xx -- Parallel Ports
426 
 *
427 
 **********/
428 
 
429 
/*
430 
 * Port A
431 
 */
432 
#define PADIR_ADDR      0xfffff400              /* Port A direction reg */
433 
#define PADATA_ADDR     0xfffff401              /* Port A data register */
434 
#define PASEL_ADDR      0xfffff403              /* Port A Select register */
435 
 
436 
#define PADIR           BYTE_REF(PADIR_ADDR)
437 
#define PADATA          BYTE_REF(PADATA_ADDR)
438 
#define PASEL           BYTE_REF(PASEL_ADDR)
439 
 
440 
#define PA(x)           (1 << (x))
441 
#define PA_A(x)         PA((x) - 16)    /* This is specific to PA only! */
442 
 
443 
#define PA_A16          PA(0)           /* Use A16 as PA(0) */
444 
#define PA_A17          PA(1)           /* Use A17 as PA(1) */
445 
#define PA_A18          PA(2)           /* Use A18 as PA(2) */
446 
#define PA_A19          PA(3)           /* Use A19 as PA(3) */
447 
#define PA_A20          PA(4)           /* Use A20 as PA(4) */
448 
#define PA_A21          PA(5)           /* Use A21 as PA(5) */
449 
#define PA_A22          PA(6)           /* Use A22 as PA(6) */
450 
#define PA_A23          PA(7)           /* Use A23 as PA(7) */
451 
 
452 
/*
453 
 * Port B
454 
 */
455 
#define PBDIR_ADDR      0xfffff408              /* Port B direction reg */
456 
#define PBDATA_ADDR     0xfffff409              /* Port B data register */
457 
#define PBSEL_ADDR      0xfffff40b              /* Port B Select Register */
458 
 
459 
#define PBDIR           BYTE_REF(PBDIR_ADDR)
460 
#define PBDATA          BYTE_REF(PBDATA_ADDR)
461 
#define PBSEL           BYTE_REF(PBSEL_ADDR)
462 
 
463 
#define PB(x)           (1 << (x))
464 
#define PB_D(x)         PB(x)           /* This is specific to port B only */
465 
 
466 
#define PB_D0           PB(0)           /* Use D0 as PB(0) */
467 
#define PB_D1           PB(1)           /* Use D1 as PB(1) */
468 
#define PB_D2           PB(2)           /* Use D2 as PB(2) */
469 
#define PB_D3           PB(3)           /* Use D3 as PB(3) */
470 
#define PB_D4           PB(4)           /* Use D4 as PB(4) */
471 
#define PB_D5           PB(5)           /* Use D5 as PB(5) */
472 
#define PB_D6           PB(6)           /* Use D6 as PB(6) */
473 
#define PB_D7           PB(7)           /* Use D7 as PB(7) */
474 
 
475 
/*
476 
 * Port C
477 
 */
478 
#define PCDIR_ADDR      0xfffff410              /* Port C direction reg */
479 
#define PCDATA_ADDR     0xfffff411              /* Port C data register */
480 
#define PCSEL_ADDR      0xfffff413              /* Port C Select Register */
481 
 
482 
#define PCDIR           BYTE_REF(PCDIR_ADDR)
483 
#define PCDATA          BYTE_REF(PCDATA_ADDR)
484 
#define PCSEL           BYTE_REF(PCSEL_ADDR)
485 
 
486 
#define PC(x)           (1 << (x))
487 
 
488 
#define PC_WE           PC(6)           /* Use WE    as PC(6) */
489 
#define PC_DTACK        PC(5)           /* Use DTACK as PC(5) */
490 
#define PC_IRQ7         PC(4)           /* Use IRQ7  as PC(4) */
491 
#define PC_LDS          PC(2)           /* Use LDS   as PC(2) */
492 
#define PC_UDS          PC(1)           /* Use UDS   as PC(1) */
493 
#define PC_MOCLK        PC(0)           /* Use MOCLK as PC(0) */
494 
 
495 
/*
496 
 * Port D
497 
 */
498 
#define PDDIR_ADDR      0xfffff418              /* Port D direction reg */
499 
#define PDDATA_ADDR     0xfffff419              /* Port D data register */
500 
#define PDPUEN_ADDR     0xfffff41a              /* Port D Pull-Up enable reg */
501 
#define PDPOL_ADDR      0xfffff41c              /* Port D Polarity Register */
502 
#define PDIRQEN_ADDR    0xfffff41d              /* Port D IRQ enable register */
503 
#define PDIQEG_ADDR     0xfffff41f              /* Port D IRQ Edge Register */
504 
 
505 
#define PDDIR           BYTE_REF(PDDIR_ADDR)
506 
#define PDDATA          BYTE_REF(PDDATA_ADDR)
507 
#define PDPUEN          BYTE_REF(PDPUEN_ADDR)
508 
#define PDPOL           BYTE_REF(PDPOL_ADDR)
509 
#define PDIRQEN         BYTE_REF(PDIRQEN_ADDR)
510 
#define PDIQEG          BYTE_REF(PDIQEG_ADDR)
511 
 
512 
#define PD(x)           (1 << (x))
513 
#define PD_KB(x)        PD(x)           /* This is specific for Port D only */
514 
 
515 
#define PD_KB0          PD(0)   /* Use KB0 as PD(0) */
516 
#define PD_KB1          PD(1)   /* Use KB1 as PD(1) */
517 
#define PD_KB2          PD(2)   /* Use KB2 as PD(2) */
518 
#define PD_KB3          PD(3)   /* Use KB3 as PD(3) */
519 
#define PD_KB4          PD(4)   /* Use KB4 as PD(4) */
520 
#define PD_KB5          PD(5)   /* Use KB5 as PD(5) */
521 
#define PD_KB6          PD(6)   /* Use KB6 as PD(6) */
522 
#define PD_KB7          PD(7)   /* Use KB7 as PD(7) */
523 
 
524 
/*
525 
 * Port E
526 
 */
527 
#define PEDIR_ADDR      0xfffff420              /* Port E direction reg */
528 
#define PEDATA_ADDR     0xfffff421              /* Port E data register */
529 
#define PEPUEN_ADDR     0xfffff422              /* Port E Pull-Up enable reg */
530 
#define PESEL_ADDR      0xfffff423              /* Port E Select Register */
531 
 
532 
#define PEDIR           BYTE_REF(PEDIR_ADDR)
533 
#define PEDATA          BYTE_REF(PEDATA_ADDR)
534 
#define PEPUEN          BYTE_REF(PEPUEN_ADDR)
535 
#define PESEL           BYTE_REF(PESEL_ADDR)
536 
 
537 
#define PE(x)           (1 << (x))
538 
 
539 
#define PE_CSA1         PE(1)   /* Use CSA1 as PE(1) */
540 
#define PE_CSA2         PE(2)   /* Use CSA2 as PE(2) */
541 
#define PE_CSA3         PE(3)   /* Use CSA3 as PE(3) */
542 
#define PE_CSB0         PE(4)   /* Use CSB0 as PE(4) */
543 
#define PE_CSB1         PE(5)   /* Use CSB1 as PE(5) */
544 
#define PE_CSB2         PE(6)   /* Use CSB2 as PE(6) */
545 
#define PE_CSB3         PE(7)   /* Use CSB3 as PE(7) */
546 
 
547 
/*
548 
 * Port F
549 
 */
550 
#define PFDIR_ADDR      0xfffff428              /* Port F direction reg */
551 
#define PFDATA_ADDR     0xfffff429              /* Port F data register */
552 
#define PFPUEN_ADDR     0xfffff42a              /* Port F Pull-Up enable reg */
553 
#define PFSEL_ADDR      0xfffff42b              /* Port F Select Register */
554 
 
555 
#define PFDIR           BYTE_REF(PFDIR_ADDR)
556 
#define PFDATA          BYTE_REF(PFDATA_ADDR)
557 
#define PFPUEN          BYTE_REF(PFPUEN_ADDR)
558 
#define PFSEL           BYTE_REF(PFSEL_ADDR)
559 
 
560 
#define PF(x)           (1 << (x))
561 
#define PF_A(x)         PF((x) - 24)    /* This is Port F specific only */
562 
 
563 
#define PF_A24          PF(0)   /* Use A24 as PF(0) */
564 
#define PF_A25          PF(1)   /* Use A25 as PF(1) */
565 
#define PF_A26          PF(2)   /* Use A26 as PF(2) */
566 
#define PF_A27          PF(3)   /* Use A27 as PF(3) */
567 
#define PF_A28          PF(4)   /* Use A28 as PF(4) */
568 
#define PF_A29          PF(5)   /* Use A29 as PF(5) */
569 
#define PF_A30          PF(6)   /* Use A30 as PF(6) */
570 
#define PF_A31          PF(7)   /* Use A31 as PF(7) */
571 
 
572 
/*
573 
 * Port G
574 
 */
575 
#define PGDIR_ADDR      0xfffff430              /* Port G direction reg */
576 
#define PGDATA_ADDR     0xfffff431              /* Port G data register */
577 
#define PGPUEN_ADDR     0xfffff432              /* Port G Pull-Up enable reg */
578 
#define PGSEL_ADDR      0xfffff433              /* Port G Select Register */
579 
 
580 
#define PGDIR           BYTE_REF(PGDIR_ADDR)
581 
#define PGDATA          BYTE_REF(PGDATA_ADDR)
582 
#define PGPUEN          BYTE_REF(PGPUEN_ADDR)
583 
#define PGSEL           BYTE_REF(PGSEL_ADDR)
584 
 
585 
#define PG(x)           (1 << (x))
586 
 
587 
#define PG_UART_TXD     PG(0)   /* Use UART_TXD as PG(0) */
588 
#define PG_UART_RXD     PG(1)   /* Use UART_RXD as PG(1) */
589 
#define PG_PWMOUT       PG(2)   /* Use PWMOUT   as PG(2) */
590 
#define PG_TOUT2        PG(3)   /* Use TOUT2    as PG(3) */
591 
#define PG_TIN2         PG(4)   /* Use TIN2     as PG(4) */
592 
#define PG_TOUT1        PG(5)   /* Use TOUT1    as PG(5) */
593 
#define PG_TIN1         PG(6)   /* Use TIN1     as PG(6) */
594 
#define PG_RTCOUT       PG(7)   /* Use RTCOUT   as PG(7) */
595 
 
596 
/*
597 
 * Port J
598 
 */
599 
#define PJDIR_ADDR      0xfffff438              /* Port J direction reg */
600 
#define PJDATA_ADDR     0xfffff439              /* Port J data register */
601 
#define PJSEL_ADDR      0xfffff43b              /* Port J Select Register */
602 
 
603 
#define PJDIR           BYTE_REF(PJDIR_ADDR)
604 
#define PJDATA          BYTE_REF(PJDATA_ADDR)
605 
#define PJSEL           BYTE_REF(PJSEL_ADDR)
606 
 
607 
#define PJ(x)           (1 << (x))
608 
 
609 
#define PJ_CSD3         PJ(7)   /* Use CSD3 as PJ(7) */
610 
 
611 
/*
612 
 * Port K
613 
 */
614 
#define PKDIR_ADDR      0xfffff440              /* Port K direction reg */
615 
#define PKDATA_ADDR     0xfffff441              /* Port K data register */
616 
#define PKPUEN_ADDR     0xfffff442              /* Port K Pull-Up enable reg */
617 
#define PKSEL_ADDR      0xfffff443              /* Port K Select Register */
618 
 
619 
#define PKDIR           BYTE_REF(PKDIR_ADDR)
620 
#define PKDATA          BYTE_REF(PKDATA_ADDR)
621 
#define PKPUEN          BYTE_REF(PKPUEN_ADDR)
622 
#define PKSEL           BYTE_REF(PKSEL_ADDR)
623 
 
624 
#define PK(x)           (1 << (x))
625 
 
626 
/*
627 
 * Port M
628 
 */
629 
#define PMDIR_ADDR      0xfffff438              /* Port M direction reg */
630 
#define PMDATA_ADDR     0xfffff439              /* Port M data register */
631 
#define PMPUEN_ADDR     0xfffff43a              /* Port M Pull-Up enable reg */
632 
#define PMSEL_ADDR      0xfffff43b              /* Port M Select Register */
633 
 
634 
#define PMDIR           BYTE_REF(PMDIR_ADDR)
635 
#define PMDATA          BYTE_REF(PMDATA_ADDR)
636 
#define PMPUEN          BYTE_REF(PMPUEN_ADDR)
637 
#define PMSEL           BYTE_REF(PMSEL_ADDR)
638 
 
639 
#define PM(x)           (1 << (x))
640 
 
641 
/**********
642 
 *
643 
 * 0xFFFFF5xx -- Pulse-Width Modulator (PWM)
644 
 *
645 
 **********/
646 
 
647 
/*
648 
 * PWM Control Register
649 
 */
650 
#define PWMC_ADDR       0xfffff500
651 
#define PWMC            WORD_REF(PWMC_ADDR)
652 
 
653 
#define PWMC_CLKSEL_MASK        0x0007  /* Clock Selection */
654 
#define PWMC_CLKSEL_SHIFT       0
655 
#define PWMC_PWMEN              0x0010  /* Enable PWM */
656 
#define PMNC_POL                0x0020  /* PWM Output Bit Polarity */
657 
#define PWMC_PIN                0x0080  /* Current PWM output pin status */
658 
#define PWMC_LOAD               0x0100  /* Force a new period */
659 
#define PWMC_IRQEN              0x4000  /* Interrupt Request Enable */
660 
#define PWMC_CLKSRC             0x8000  /* Clock Source Select */
661 
 
662 
/* 'EZ328-compatible definitions */
663 
#define PWMC_EN PWMC_PWMEN
664 
 
665 
/*
666 
 * PWM Period Register
667 
 */
668 
#define PWMP_ADDR       0xfffff502
669 
#define PWMP            WORD_REF(PWMP_ADDR)
670 
 
671 
/*
672 
 * PWM Width Register
673 
 */
674 
#define PWMW_ADDR       0xfffff504
675 
#define PWMW            WORD_REF(PWMW_ADDR)
676 
 
677 
/*
678 
 * PWM Counter Register
679 
 */
680 
#define PWMCNT_ADDR     0xfffff506
681 
#define PWMCNT          WORD_REF(PWMCNT_ADDR)
682 
 
683 
/**********
684 
 *
685 
 * 0xFFFFF6xx -- General-Purpose Timers
686 
 *
687 
 **********/
688 
 
689 
/*
690 
 * Timer Unit 1 and 2 Control Registers
691 
 */
692 
#define TCTL1_ADDR      0xfffff600
693 
#define TCTL1           WORD_REF(TCTL1_ADDR)
694 
#define TCTL2_ADDR      0xfffff60c
695 
#define TCTL2           WORD_REF(TCTL2_ADDR)
696 
 
697 
#define TCTL_TEN                0x0001  /* Timer Enable  */
698 
#define TCTL_CLKSOURCE_MASK     0x000e  /* Clock Source: */
699 
#define   TCTL_CLKSOURCE_STOP      0x0000       /* Stop count (disabled)    */
700 
#define   TCTL_CLKSOURCE_SYSCLK    0x0002       /* SYSCLK to prescaler      */
701 
#define   TCTL_CLKSOURCE_SYSCLK_16 0x0004       /* SYSCLK/16 to prescaler   */
702 
#define   TCTL_CLKSOURCE_TIN       0x0006       /* TIN to prescaler         */
703 
#define   TCTL_CLKSOURCE_32KHZ     0x0008       /* 32kHz clock to prescaler */
704 
#define TCTL_IRQEN              0x0010  /* IRQ Enable    */
705 
#define TCTL_OM                 0x0020  /* Output Mode   */
706 
#define TCTL_CAP_MASK           0x00c0  /* Capture Edge: */
707 
#define   TCTL_CAP_RE           0x0040          /* Capture on rizing edge   */
708 
#define   TCTL_CAP_FE           0x0080          /* Capture on falling edge  */
709 
#define TCTL_FRR                0x0010  /* Free-Run Mode */
710 
 
711 
/* 'EZ328-compatible definitions */
712 
#define TCTL_ADDR       TCTL1_ADDR
713 
#define TCTL            TCTL1
714 
 
715 
/*
716 
 * Timer Unit 1 and 2 Prescaler Registers
717 
 */
718 
#define TPRER1_ADDR     0xfffff602
719 
#define TPRER1          WORD_REF(TPRER1_ADDR)
720 
#define TPRER2_ADDR     0xfffff60e
721 
#define TPRER2          WORD_REF(TPRER2_ADDR)
722 
 
723 
/* 'EZ328-compatible definitions */
724 
#define TPRER_ADDR      TPRER1_ADDR
725 
#define TPRER           TPRER1
726 
 
727 
/*
728 
 * Timer Unit 1 and 2 Compare Registers
729 
 */
730 
#define TCMP1_ADDR      0xfffff604
731 
#define TCMP1           WORD_REF(TCMP1_ADDR)
732 
#define TCMP2_ADDR      0xfffff610
733 
#define TCMP2           WORD_REF(TCMP2_ADDR)
734 
 
735 
/* 'EZ328-compatible definitions */
736 
#define TCMP_ADDR       TCMP1_ADDR
737 
#define TCMP            TCMP1
738 
 
739 
/*
740 
 * Timer Unit 1 and 2 Capture Registers
741 
 */
742 
#define TCR1_ADDR       0xfffff606
743 
#define TCR1            WORD_REF(TCR1_ADDR)
744 
#define TCR2_ADDR       0xfffff612
745 
#define TCR2            WORD_REF(TCR2_ADDR)
746 
 
747 
/* 'EZ328-compatible definitions */
748 
#define TCR_ADDR        TCR1_ADDR
749 
#define TCR             TCR1
750 
 
751 
/*
752 
 * Timer Unit 1 and 2 Counter Registers
753 
 */
754 
#define TCN1_ADDR       0xfffff608
755 
#define TCN1            WORD_REF(TCN1_ADDR)
756 
#define TCN2_ADDR       0xfffff614
757 
#define TCN2            WORD_REF(TCN2_ADDR)
758 
 
759 
/* 'EZ328-compatible definitions */
760 
#define TCN_ADDR        TCN1_ADDR
761 
#define TCN             TCN
762 
 
763 
/*
764 
 * Timer Unit 1 and 2 Status Registers
765 
 */
766 
#define TSTAT1_ADDR     0xfffff60a
767 
#define TSTAT1          WORD_REF(TSTAT1_ADDR)
768 
#define TSTAT2_ADDR     0xfffff616
769 
#define TSTAT2          WORD_REF(TSTAT2_ADDR)
770 
 
771 
#define TSTAT_COMP      0x0001          /* Compare Event occurred */
772 
#define TSTAT_CAPT      0x0001          /* Capture Event occurred */
773 
 
774 
/* 'EZ328-compatible definitions */
775 
#define TSTAT_ADDR      TSTAT1_ADDR
776 
#define TSTAT           TSTAT1
777 
 
778 
/*
779 
 * Watchdog Compare Register
780 
 */
781 
#define WRR_ADDR        0xfffff61a
782 
#define WRR             WORD_REF(WRR_ADDR)
783 
 
784 
/*
785 
 * Watchdog Counter Register
786 
 */
787 
#define WCN_ADDR        0xfffff61c
788 
#define WCN             WORD_REF(WCN_ADDR)
789 
 
790 
/*
791 
 * Watchdog Control and Status Register
792 
 */
793 
#define WCSR_ADDR       0xfffff618
794 
#define WCSR            WORD_REF(WCSR_ADDR)
795 
 
796 
#define WCSR_WDEN       0x0001  /* Watchdog Enable */
797 
#define WCSR_FI         0x0002  /* Forced Interrupt (instead of SW reset)*/
798 
#define WCSR_WRST       0x0004  /* Watchdog Reset */
799 
 
800 
/**********
801 
 *
802 
 * 0xFFFFF7xx -- Serial Periferial Interface Slave (SPIS)
803 
 *
804 
 **********/
805 
 
806 
/*
807 
 * SPI Slave Register
808 
 */
809 
#define SPISR_ADDR      0xfffff700
810 
#define SPISR           WORD_REF(SPISR_ADDR)
811 
 
812 
#define SPISR_DATA_ADDR 0xfffff701
813 
#define SPISR_DATA      BYTE_REF(SPISR_DATA_ADDR)
814 
 
815 
#define SPISR_DATA_MASK  0x00ff /* Shifted data from the external device */
816 
#define SPISR_DATA_SHIFT 0
817 
#define SPISR_SPISEN     0x0100 /* SPIS module enable */
818 
#define SPISR_POL        0x0200 /* SPSCLK polarity control */
819 
#define SPISR_PHA        0x0400 /* Phase relationship between SPSCLK & SPSRxD */
820 
#define SPISR_OVWR       0x0800 /* Data buffer has been overwritten */
821 
#define SPISR_DATARDY    0x1000 /* Data ready */
822 
#define SPISR_ENPOL      0x2000 /* Enable Polarity */
823 
#define SPISR_IRQEN      0x4000 /* SPIS IRQ Enable */
824 
#define SPISR_SPISIRQ    0x8000 /* SPIS IRQ posted */
825 
 
826 
/**********
827 
 *
828 
 * 0xFFFFF8xx -- Serial Periferial Interface Master (SPIM)
829 
 *
830 
 **********/
831 
 
832 
/*
833 
 * SPIM Data Register
834 
 */
835 
#define SPIMDATA_ADDR   0xfffff800
836 
#define SPIMDATA        WORD_REF(SPIMDATA_ADDR)
837 
 
838 
/*
839 
 * SPIM Control/Status Register
840 
 */
841 
#define SPIMCONT_ADDR   0xfffff802
842 
#define SPIMCONT        WORD_REF(SPIMCONT_ADDR)
843 
 
844 
#define SPIMCONT_BIT_COUNT_MASK  0x000f /* Transfer Length in Bytes */
845 
#define SPIMCONT_BIT_COUNT_SHIFT 0
846 
#define SPIMCONT_POL             0x0010 /* SPMCLK Signel Polarity */
847 
#define SPIMCONT_PHA             0x0020 /* Clock/Data phase relationship */
848 
#define SPIMCONT_IRQEN           0x0040 /* IRQ Enable */
849 
#define SPIMCONT_SPIMIRQ         0x0080 /* Interrupt Request */
850 
#define SPIMCONT_XCH             0x0100 /* Exchange */
851 
#define SPIMCONT_RSPIMEN         0x0200 /* Enable SPIM */
852 
#define SPIMCONT_DATA_RATE_MASK  0xe000 /* SPIM Data Rate */
853 
#define SPIMCONT_DATA_RATE_SHIFT 13
854 
 
855 
/* 'EZ328-compatible definitions */
856 
#define SPIMCONT_IRQ    SPIMCONT_SPIMIRQ
857 
#define SPIMCONT_ENABLE SPIMCONT_SPIMEN
858 
/**********
859 
 *
860 
 * 0xFFFFF9xx -- UART
861 
 *
862 
 **********/
863 
 
864 
/*
865 
 * UART Status/Control Register
866 
 */
867 
#define USTCNT_ADDR     0xfffff900
868 
#define USTCNT          WORD_REF(USTCNT_ADDR)
869 
 
870 
#define USTCNT_TXAVAILEN        0x0001  /* Transmitter Available Int Enable */
871 
#define USTCNT_TXHALFEN         0x0002  /* Transmitter Half Empty Int Enable */
872 
#define USTCNT_TXEMPTYEN        0x0004  /* Transmitter Empty Int Enable */
873 
#define USTCNT_RXREADYEN        0x0008  /* Receiver Ready Interrupt Enable */
874 
#define USTCNT_RXHALFEN         0x0010  /* Receiver Half-Full Int Enable */
875 
#define USTCNT_RXFULLEN         0x0020  /* Receiver Full Interrupt Enable */
876 
#define USTCNT_CTSDELTAEN       0x0040  /* CTS Delta Interrupt Enable */
877 
#define USTCNT_GPIODELTAEN      0x0080  /* Old Data Interrupt Enable */
878 
#define USTCNT_8_7              0x0100  /* Eight or seven-bit transmission */
879 
#define USTCNT_STOP             0x0200  /* Stop bit transmission */
880 
#define USTCNT_ODD_EVEN         0x0400  /* Odd Parity */
881 
#define USTCNT_PARITYEN         0x0800  /* Parity Enable */
882 
#define USTCNT_CLKMODE          0x1000  /* Clock Mode Select */
883 
#define USTCNT_TXEN             0x2000  /* Transmitter Enable */
884 
#define USTCNT_RXEN             0x4000  /* Receiver Enable */
885 
#define USTCNT_UARTEN           0x8000  /* UART Enable */
886 
 
887 
/* 'EZ328-compatible definitions */
888 
#define USTCNT_TXAE     USTCNT_TXAVAILEN
889 
#define USTCNT_TXHE     USTCNT_TXHALFEN
890 
#define USTCNT_TXEE     USTCNT_TXEMPTYEN
891 
#define USTCNT_RXRE     USTCNT_RXREADYEN
892 
#define USTCNT_RXHE     USTCNT_RXHALFEN
893 
#define USTCNT_RXFE     USTCNT_RXFULLEN
894 
#define USTCNT_CTSD     USTCNT_CTSDELTAEN
895 
#define USTCNT_ODD      USTCNT_ODD_EVEN
896 
#define USTCNT_PEN      USTCNT_PARITYEN
897 
#define USTCNT_CLKM     USTCNT_CLKMODE
898 
#define USTCNT_UEN      USTCNT_UARTEN
899 
 
900 
/*
901 
 * UART Baud Control Register
902 
 */
903 
#define UBAUD_ADDR      0xfffff902
904 
#define UBAUD           WORD_REF(UBAUD_ADDR)
905 
 
906 
#define UBAUD_PRESCALER_MASK    0x003f  /* Actual divisor is 65 - PRESCALER */
907 
#define UBAUD_PRESCALER_SHIFT   0
908 
#define UBAUD_DIVIDE_MASK       0x0700  /* Baud Rate freq. divizor */
909 
#define UBAUD_DIVIDE_SHIFT      8
910 
#define UBAUD_BAUD_SRC          0x0800  /* Baud Rate Source */
911 
#define UBAUD_GPIOSRC           0x1000  /* GPIO source */
912 
#define UBAUD_GPIODIR           0x2000  /* GPIO Direction */
913 
#define UBAUD_GPIO              0x4000  /* Current GPIO pin status */
914 
#define UBAUD_GPIODELTA         0x8000  /* GPIO pin value changed */
915 
 
916 
/*
917 
 * UART Receiver Register
918 
 */
919 
#define URX_ADDR        0xfffff904
920 
#define URX             WORD_REF(URX_ADDR)
921 
 
922 
#define URX_RXDATA_ADDR 0xfffff905
923 
#define URX_RXDATA      BYTE_REF(URX_RXDATA_ADDR)
924 
 
925 
#define URX_RXDATA_MASK  0x00ff /* Received data */
926 
#define URX_RXDATA_SHIFT 0
927 
#define URX_PARITY_ERROR 0x0100 /* Parity Error */
928 
#define URX_BREAK        0x0200 /* Break Detected */
929 
#define URX_FRAME_ERROR  0x0400 /* Framing Error */
930 
#define URX_OVRUN        0x0800 /* Serial Overrun */
931 
#define URX_DATA_READY   0x2000 /* Data Ready (FIFO not empty) */
932 
#define URX_FIFO_HALF    0x4000 /* FIFO is Half-Full */
933 
#define URX_FIFO_FULL    0x8000 /* FIFO is Full */
934 
 
935 
/*
936 
 * UART Transmitter Register
937 
 */
938 
#define UTX_ADDR        0xfffff906
939 
#define UTX             WORD_REF(UTX_ADDR)
940 
 
941 
#define UTX_TXDATA_ADDR 0xfffff907
942 
#define UTX_TXDATA      BYTE_REF(UTX_TXDATA_ADDR)
943 
 
944 
#define UTX_TXDATA_MASK  0x00ff /* Data to be transmitted */
945 
#define UTX_TXDATA_SHIFT 0
946 
#define UTX_CTS_DELTA    0x0100 /* CTS changed */
947 
#define UTX_CTS_STATUS   0x0200 /* CTS State */
948 
#define UTX_IGNORE_CTS   0x0800 /* Ignore CTS */
949 
#define UTX_SEND_BREAK   0x1000 /* Send a BREAK */
950 
#define UTX_TX_AVAIL     0x2000 /* Transmit FIFO has a slot available */
951 
#define UTX_FIFO_HALF    0x4000 /* Transmit FIFO is half empty */
952 
#define UTX_FIFO_EMPTY   0x8000 /* Transmit FIFO is empty */
953 
 
954 
/* 'EZ328-compatible definitions */
955 
#define UTX_CTS_STAT    UTX_CTS_STATUS
956 
#define UTX_NOCTS       UTX_IGNORE_CTS
957 
 
958 
/*
959 
 * UART Miscellaneous Register
960 
 */
961 
#define UMISC_ADDR      0xfffff908
962 
#define UMISC           WORD_REF(UMISC_ADDR)
963 
 
964 
#define UMISC_TX_POL     0x0004 /* Transmit Polarity */
965 
#define UMISC_RX_POL     0x0008 /* Receive Polarity */
966 
#define UMISC_IRDA_LOOP  0x0010 /* IrDA Loopback Enable */
967 
#define UMISC_IRDA_EN    0x0020 /* Infra-Red Enable */
968 
#define UMISC_RTS        0x0040 /* Set RTS status */
969 
#define UMISC_RTSCONT    0x0080 /* Choose RTS control */
970 
#define UMISC_LOOP       0x1000 /* Serial Loopback Enable */
971 
#define UMISC_FORCE_PERR 0x2000 /* Force Parity Error */
972 
#define UMISC_CLKSRC     0x4000 /* Clock Source */
973 
 
974 
/**********
975 
 *
976 
 * 0xFFFFFAxx -- LCD Controller
977 
 *
978 
 **********/
979 
 
980 
/*
981 
 * LCD Screen Starting Address Register
982 
 */
983 
#define LSSA_ADDR       0xfffffa00
984 
#define LSSA            LONG_REF(LSSA_ADDR)
985 
 
986 
#define LSSA_SSA_MASK   0xfffffffe      /* Bit 0 is reserved */
987 
 
988 
/*
989 
 * LCD Virtual Page Width Register
990 
 */
991 
#define LVPW_ADDR       0xfffffa05
992 
#define LVPW            BYTE_REF(LVPW_ADDR)
993 
 
994 
/*
995 
 * LCD Screen Width Register (not compatible with 'EZ328 !!!)
996 
 */
997 
#define LXMAX_ADDR      0xfffffa08
998 
#define LXMAX           WORD_REF(LXMAX_ADDR)
999 
 
1000 
#define LXMAX_XM_MASK   0x02ff          /* Bits 0-3 are reserved */
1001 
 
1002 
/*
1003 
 * LCD Screen Height Register
1004 
 */
1005 
#define LYMAX_ADDR      0xfffffa0a
1006 
#define LYMAX           WORD_REF(LYMAX_ADDR)
1007 
 
1008 
#define LYMAX_YM_MASK   0x02ff          /* Bits 10-15 are reserved */
1009 
 
1010 
/*
1011 
 * LCD Cursor X Position Register
1012 
 */
1013 
#define LCXP_ADDR       0xfffffa18
1014 
#define LCXP            WORD_REF(LCXP_ADDR)
1015 
 
1016 
#define LCXP_CC_MASK    0xc000          /* Cursor Control */
1017 
#define   LCXP_CC_TRAMSPARENT   0x0000
1018 
#define   LCXP_CC_BLACK         0x4000
1019 
#define   LCXP_CC_REVERSED      0x8000
1020 
#define   LCXP_CC_WHITE         0xc000
1021 
#define LCXP_CXP_MASK   0x02ff          /* Cursor X position */
1022 
 
1023 
/*
1024 
 * LCD Cursor Y Position Register
1025 
 */
1026 
#define LCYP_ADDR       0xfffffa1a
1027 
#define LCYP            WORD_REF(LCYP_ADDR)
1028 
 
1029 
#define LCYP_CYP_MASK   0x01ff          /* Cursor Y Position */
1030 
 
1031 
/*
1032 
 * LCD Cursor Width and Heigth Register
1033 
 */
1034 
#define LCWCH_ADDR      0xfffffa1c
1035 
#define LCWCH           WORD_REF(LCWCH_ADDR)
1036 
 
1037 
#define LCWCH_CH_MASK   0x001f          /* Cursor Height */
1038 
#define LCWCH_CH_SHIFT  0
1039 
#define LCWCH_CW_MASK   0x1f00          /* Cursor Width */
1040 
#define LCWCH_CW_SHIFT  8
1041 
 
1042 
/*
1043 
 * LCD Blink Control Register
1044 
 */
1045 
#define LBLKC_ADDR      0xfffffa1f
1046 
#define LBLKC           BYTE_REF(LBLKC_ADDR)
1047 
 
1048 
#define LBLKC_BD_MASK   0x7f    /* Blink Divisor */
1049 
#define LBLKC_BD_SHIFT  0
1050 
#define LBLKC_BKEN      0x80    /* Blink Enabled */
1051 
 
1052 
/*
1053 
 * LCD Panel Interface Configuration Register
1054 
 */
1055 
#define LPICF_ADDR      0xfffffa20
1056 
#define LPICF           BYTE_REF(LPICF_ADDR)
1057 
 
1058 
#define LPICF_GS_MASK    0x01    /* Gray-Scale Mode */
1059 
#define   LPICF_GS_BW      0x00
1060 
#define   LPICF_GS_GRAY_4  0x01
1061 
#define LPICF_PBSIZ_MASK 0x06   /* Panel Bus Width */
1062 
#define   LPICF_PBSIZ_1    0x00
1063 
#define   LPICF_PBSIZ_2    0x02
1064 
#define   LPICF_PBSIZ_4    0x04
1065 
 
1066 
/*
1067 
 * LCD Polarity Configuration Register
1068 
 */
1069 
#define LPOLCF_ADDR     0xfffffa21
1070 
#define LPOLCF          BYTE_REF(LPOLCF_ADDR)
1071 
 
1072 
#define LPOLCF_PIXPOL   0x01    /* Pixel Polarity */
1073 
#define LPOLCF_LPPOL    0x02    /* Line Pulse Polarity */
1074 
#define LPOLCF_FLMPOL   0x04    /* Frame Marker Polarity */
1075 
#define LPOLCF_LCKPOL   0x08    /* LCD Shift Lock Polarity */
1076 
 
1077 
/*
1078 
 * LACD (LCD Alternate Crystal Direction) Rate Control Register
1079 
 */
1080 
#define LACDRC_ADDR     0xfffffa23
1081 
#define LACDRC          BYTE_REF(LACDRC_ADDR)
1082 
 
1083 
#define LACDRC_ACD_MASK  0x0f   /* Alternate Crystal Direction Control */
1084 
#define LACDRC_ACD_SHIFT 0
1085 
 
1086 
/*
1087 
 * LCD Pixel Clock Divider Register
1088 
 */
1089 
#define LPXCD_ADDR      0xfffffa25
1090 
#define LPXCD           BYTE_REF(LPXCD_ADDR)
1091 
 
1092 
#define LPXCD_PCD_MASK  0x3f    /* Pixel Clock Divider */
1093 
#define LPXCD_PCD_SHIFT 0
1094 
 
1095 
/*
1096 
 * LCD Clocking Control Register
1097 
 */
1098 
#define LCKCON_ADDR     0xfffffa27
1099 
#define LCKCON          BYTE_REF(LCKCON_ADDR)
1100 
 
1101 
#define LCKCON_PCDS      0x01   /* Pixel Clock Divider Source Select */
1102 
#define LCKCON_DWIDTH    0x02   /* Display Memory Width  */
1103 
#define LCKCON_DWS_MASK  0x3c   /* Display Wait-State */
1104 
#define LCKCON_DWS_SHIFT 2
1105 
#define LCKCON_DMA16     0x40   /* DMA burst length */
1106 
#define LCKCON_LCDON     0x80   /* Enable LCD Controller */
1107 
 
1108 
/* 'EZ328-compatible definitions */
1109 
#define LCKCON_DW_MASK  LCKCON_DWS_MASK
1110 
#define LCKCON_DW_SHIFT LCKCON_DWS_SHIFT
1111 
 
1112 
/*
1113 
 * LCD Last Buffer Address Register
1114 
 */
1115 
#define LLBAR_ADDR      0xfffffa29
1116 
#define LLBAR           BYTE_REF(LLBAR_ADDR)
1117 
 
1118 
#define LLBAR_LBAR_MASK  0x7f   /* Number of memory words to fill 1 line */
1119 
#define LLBAR_LBAR_SHIFT 0
1120 
 
1121 
/*
1122 
 * LCD Octet Terminal Count Register
1123 
 */
1124 
#define LOTCR_ADDR      0xfffffa2b
1125 
#define LOTCR           BYTE_REF(LOTCR_ADDR)
1126 
 
1127 
/*
1128 
 * LCD Panning Offset Register
1129 
 */
1130 
#define LPOSR_ADDR      0xfffffa2d
1131 
#define LPOSR           BYTE_REF(LPOSR_ADDR)
1132 
 
1133 
#define LPOSR_BOS       0x08    /* Byte offset (for B/W mode only */
1134 
#define LPOSR_POS_MASK  0x07    /* Pixel Offset Code */
1135 
#define LPOSR_POS_SHIFT 0
1136 
 
1137 
/*
1138 
 * LCD Frame Rate Control Modulation Register
1139 
 */
1140 
#define LFRCM_ADDR      0xfffffa31
1141 
#define LFRCM           BYTE_REF(LFRCM_ADDR)
1142 
 
1143 
#define LFRCM_YMOD_MASK  0x0f   /* Vertical Modulation */
1144 
#define LFRCM_YMOD_SHIFT 0
1145 
#define LFRCM_XMOD_MASK  0xf0   /* Horizontal Modulation */
1146 
#define LFRCM_XMOD_SHIFT 4
1147 
 
1148 
/*
1149 
 * LCD Gray Palette Mapping Register
1150 
 */
1151 
#define LGPMR_ADDR      0xfffffa32
1152 
#define LGPMR           WORD_REF(LGPMR_ADDR)
1153 
 
1154 
#define LGPMR_GLEVEL3_MASK      0x000f
1155 
#define LGPMR_GLEVEL3_SHIFT     0
1156 
#define LGPMR_GLEVEL2_MASK      0x00f0
1157 
#define LGPMR_GLEVEL2_SHIFT     4
1158 
#define LGPMR_GLEVEL0_MASK      0x0f00
1159 
#define LGPMR_GLEVEL0_SHIFT     8
1160 
#define LGPMR_GLEVEL1_MASK      0xf000
1161 
#define LGPMR_GLEVEL1_SHIFT     12
1162 
 
1163 
/**********
1164 
 *
1165 
 * 0xFFFFFBxx -- Real-Time Clock (RTC)
1166 
 *
1167 
 **********/
1168 
 
1169 
/*
1170 
 * RTC Hours Minutes and Seconds Register
1171 
 */
1172 
#define RTCTIME_ADDR    0xfffffb00
1173 
#define RTCTIME         LONG_REF(RTCTIME_ADDR)
1174 
 
1175 
#define RTCTIME_SECONDS_MASK    0x0000003f      /* Seconds */
1176 
#define RTCTIME_SECONDS_SHIFT   0
1177 
#define RTCTIME_MINUTES_MASK    0x003f0000      /* Minutes */
1178 
#define RTCTIME_MINUTES_SHIFT   16
1179 
#define RTCTIME_HOURS_MASK      0x1f000000      /* Hours */
1180 
#define RTCTIME_HOURS_SHIFT     24
1181 
 
1182 
/*
1183 
 *  RTC Alarm Register
1184 
 */
1185 
#define RTCALRM_ADDR    0xfffffb04
1186 
#define RTCALRM         LONG_REF(RTCALRM_ADDR)
1187 
 
1188 
#define RTCALRM_SECONDS_MASK    0x0000003f      /* Seconds */
1189 
#define RTCALRM_SECONDS_SHIFT   0
1190 
#define RTCALRM_MINUTES_MASK    0x003f0000      /* Minutes */
1191 
#define RTCALRM_MINUTES_SHIFT   16
1192 
#define RTCALRM_HOURS_MASK      0x1f000000      /* Hours */
1193 
#define RTCALRM_HOURS_SHIFT     24
1194 
 
1195 
/*
1196 
 * RTC Control Register
1197 
 */
1198 
#define RTCCTL_ADDR     0xfffffb0c
1199 
#define RTCCTL          WORD_REF(RTCCTL_ADDR)
1200 
 
1201 
#define RTCCTL_384      0x0020  /* Crystal Selection */
1202 
#define RTCCTL_ENABLE   0x0080  /* RTC Enable */
1203 
 
1204 
/* 'EZ328-compatible definitions */
1205 
#define RTCCTL_XTL      RTCCTL_384
1206 
#define RTCCTL_EN       RTCCTL_ENABLE
1207 
 
1208 
/*
1209 
 * RTC Interrupt Status Register
1210 
 */
1211 
#define RTCISR_ADDR     0xfffffb0e
1212 
#define RTCISR          WORD_REF(RTCISR_ADDR)
1213 
 
1214 
#define RTCISR_SW       0x0001  /* Stopwatch timed out */
1215 
#define RTCISR_MIN      0x0002  /* 1-minute interrupt has occured */
1216 
#define RTCISR_ALM      0x0004  /* Alarm interrupt has occured */
1217 
#define RTCISR_DAY      0x0008  /* 24-hour rollover interrupt has occured */
1218 
#define RTCISR_1HZ      0x0010  /* 1Hz interrupt has occured */
1219 
 
1220 
/*
1221 
 * RTC Interrupt Enable Register
1222 
 */
1223 
#define RTCIENR_ADDR    0xfffffb10
1224 
#define RTCIENR         WORD_REF(RTCIENR_ADDR)
1225 
 
1226 
#define RTCIENR_SW      0x0001  /* Stopwatch interrupt enable */
1227 
#define RTCIENR_MIN     0x0002  /* 1-minute interrupt enable */
1228 
#define RTCIENR_ALM     0x0004  /* Alarm interrupt enable */
1229 
#define RTCIENR_DAY     0x0008  /* 24-hour rollover interrupt enable */
1230 
#define RTCIENR_1HZ     0x0010  /* 1Hz interrupt enable */
1231 
 
1232 
/*
1233 
 * Stopwatch Minutes Register
1234 
 */
1235 
#define STPWCH_ADDR     0xfffffb12
1236 
#define STPWCH          WORD_REF(STPWCH)
1237 
 
1238 
#define STPWCH_CNT_MASK  0x00ff /* Stopwatch countdown value */
1239 
#define SPTWCH_CNT_SHIFT 0
1240 
 
1241 
#endif /* _MC68328_H_ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.