OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [include/] [asm-or32/] [board.h] - Blame information for rev 681

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 666 simons
 
2
#ifndef _ASM_OR32_BOARH_H
3
#define _ASM_OR32_BOARH_H 
4
 
5
/* Memory organization */
6
#define SRAM_BASE_ADD   0x00000000
7
#define FLASH_BASE_ADD  0x04000000
8
 
9
/* Devices base address */
10
#define UART_BASE_ADD   0x9c000000
11
#define MC_BASE_ADD     0xa0000000
12
#define CRT_BASE_ADD    0xb0000000
13
 
14
/* Define this if you want to use I and/or D cache */
15 681 simons
#define ICACHE          0
16
#define DCACHE          0
17 666 simons
 
18
#define IC_SIZE         4096
19
#define IC_LINE         16
20
#define DC_SIZE         4096
21
#define DC_LINE         16
22
 
23
/* Define this if you want to use I and/or D MMU */
24
#define IMMU                        0
25 681 simons
#define DMMU                        0
26 666 simons
 
27
#define DMMU_SET_NB                 64
28
#define DMMU_PAGE_ADD_BITS          13      /* 13 for 8k, 12 for 4k page size */
29
#define DMMU_PAGE_ADD_MASK          0x3fff  /* 0x3fff for 8k, 0x1fff for 4k page size */
30
#define DMMU_SET_ADD_MASK           0x3f    /* 0x3f for, 64 0x7f for 128 nuber of sets */
31
#define IMMU_SET_NB                 64
32
#define IMMU_PAGE_ADD_BITS          13      /* 13 for 8k, 12 for 4k page size */
33
#define IMMU_PAGE_ADD_MASK          0x3fff  /* 0x3fff for 8k, 0x1fff for 4k page size */
34
#define IMMU_SET_ADD_MASK           0x3f    /* 0x3f for, 64 0x7f for 128 nuber of sets */
35
 
36
 
37
/* Define this if you are using MC */
38
#define MC_INIT         0
39
 
40
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.