OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [uclinux/] [uClinux-2.0.x/] [include/] [asm-sparc/] [msi.h] - Blame information for rev 199

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 199 simons
/* $Id: msi.h,v 1.1.1.1 2001-09-10 07:44:43 simons Exp $
2
 * msi.h:  Defines specific to the MBus - Sbus - Interface.
3
 *
4
 * Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)
5
 * Copyright (C) 1996 Eddie C. Dost   (ecd@pool.informatik.rwth-aachen.de)
6
 */
7
 
8
#ifndef _SPARC_MSI_H
9
#define _SPARC_MSI_H
10
 
11
/*
12
 * Locations of MSI Registers.
13
 */
14
#define MSI_MBUS_ARBEN  0xe0001008      /* MBus Arbiter Enable register */
15
 
16
/*
17
 * Useful bits in the MSI Registers.
18
 */
19
#define MSI_ASYNC_MODE  0x80000000      /* Operate the MSI asynchronously */
20
 
21
 
22
extern inline void msi_set_sync(void)
23
{
24
        __asm__ __volatile__ ("lda [%0] %1, %%g3\n\t"
25
                              "andn %%g3, %2, %%g3\n\t"
26
                              "sta %%g3, [%0] %1\n\t" : :
27
                              "r" (MSI_MBUS_ARBEN),
28
                              "i" (ASI_M_CTL), "r" (MSI_ASYNC_MODE) : "g3");
29
}
30
 
31
#endif /* !(_SPARC_MSI_H) */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.