URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [tn_m001/] [gdb-5.0/] [sim/] [z8k/] [sim.h] - Blame information for rev 1782

Details | Compare with Previous | View Log


#define SIM_SINGLE_STEP 1
#define SIM_DONE 2
#define SIM_BREAKPOINT 3
#define SIM_INTERRUPT 4
#define SIM_BAD_INST 5
#define SIM_DIV_ZERO 6
#define SIM_BAD_SYSCALL 7
#define SIM_BAD_ALIGN 8
#define SIM_BAD_ADDR 9

Line No.	Rev	Author	Line
1	106	markom	`#define SIM_SINGLE_STEP 1`
2			`#define SIM_DONE 2`
3			`#define SIM_BREAKPOINT 3`
4			`#define SIM_INTERRUPT 4`
5			`#define SIM_BAD_INST 5`
6			`#define SIM_DIV_ZERO 6`
7			`#define SIM_BAD_SYSCALL 7`
8			`#define SIM_BAD_ALIGN 8`
9			`#define SIM_BAD_ADDR 9`

Browse

Tools

Subversion Repositories or1k_old

[/] [or1k_old/] [tags/] [tn_m001/] [gdb-5.0/] [sim/] [z8k/] [sim.h] - Blame information for rev 1782