Subversion Repositories or1k_old

/* Print mips instructions for GDB, the GNU debugger, or for objdump.

   Copyright 1989, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999,

   2000, 2001, 2002

   Free Software Foundation, Inc.

   Contributed by Nobuyuki Hikichi(hikichi@sra.co.jp).

This file is part of GDB, GAS, and the GNU binutils.

This program is free software; you can redistribute it and/or modify

it under the terms of the GNU General Public License as published by

the Free Software Foundation; either version 2 of the License, or

(at your option) any later version.

This program is distributed in the hope that it will be useful,

but WITHOUT ANY WARRANTY; without even the implied warranty of

MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

GNU General Public License for more details.

You should have received a copy of the GNU General Public License

along with this program; if not, write to the Free Software

Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */

#include "sysdep.h"

#include "dis-asm.h"

#include "opcode/mips.h"

#include "opintl.h"

/* FIXME: These are needed to figure out if the code is mips16 or

   not. The low bit of the address is often a good indicator.  No

   symbol table is available when this code runs out in an embedded

   system as when it is used for disassembler support in a monitor.  */

#if !defined(EMBEDDED_ENV)

#define SYMTAB_AVAILABLE 1

#include "elf-bfd.h"

#include "elf/mips.h"

#endif

/* Mips instructions are at maximum this many bytes long.  */

#define INSNLEN 4

static int _print_insn_mips

  PARAMS ((bfd_vma, struct disassemble_info *, enum bfd_endian));

static int print_insn_mips

  PARAMS ((bfd_vma, unsigned long int, struct disassemble_info *));

static void print_insn_arg

  PARAMS ((const char *, unsigned long, bfd_vma, struct disassemble_info *));

static void mips_isa_type

  PARAMS ((int, int *, int *));

static int print_insn_mips16

  PARAMS ((bfd_vma, struct disassemble_info *));

static int is_newabi

  PARAMS ((Elf_Internal_Ehdr *));

static void print_mips16_insn_arg

  PARAMS ((int, const struct mips_opcode *, int, boolean, int, bfd_vma,

           struct disassemble_info *));

/* FIXME: These should be shared with gdb somehow.  */

/* The mips16 register names.  */

static const char * const mips16_reg_names[] = {

  "s0", "s1", "v0", "v1", "a0", "a1", "a2", "a3"

};

static const char * const mips32_reg_names[] = {

  "zero", "at",   "v0",  "v1",   "a0",    "a1",    "a2",   "a3",

  "t0",   "t1",   "t2",  "t3",   "t4",    "t5",    "t6",   "t7",

  "s0",   "s1",   "s2",  "s3",   "s4",    "s5",    "s6",   "s7",

  "t8",   "t9",   "k0",  "k1",   "gp",    "sp",    "s8",   "ra",

  "sr",   "lo",   "hi",  "bad",  "cause", "pc",

  "fv0",  "$f1",  "fv1", "$f3",  "ft0",   "$f5",   "ft1",  "$f7",

  "ft2",  "$f9",  "ft3", "$f11", "fa0",   "$f13",  "fa1",  "$f15",

  "ft4",  "f17",  "ft5", "f19",  "fs0",   "f21",   "fs1",  "f23",

  "fs2",  "$f25", "fs3", "$f27", "fs4",   "$f29",  "fs5",  "$f31",

  "fsr",  "fir",  "fp",  "inx",  "rand",  "tlblo", "ctxt", "tlbhi",

  "epc",  "prid"

};

static const char * const mips64_reg_names[] = {

  "zero", "at",   "v0",   "v1",   "a0",    "a1",    "a2",   "a3",

  "a4",   "a5",   "a6",   "a7",   "t0",    "t1",    "t2",   "t3",

  "s0",   "s1",   "s2",   "s3",   "s4",    "s5",    "s6",   "s7",

  "t8",   "t9",   "k0",   "k1",   "gp",    "sp",    "s8",   "ra",

  "sr",   "lo",   "hi",   "bad",  "cause", "pc",

  "fv0",  "$f1",  "fv1",  "$f3",  "ft0",   "ft1",   "ft2",  "ft3",

  "ft4",  "ft5",  "ft6",  "ft7",  "fa0",   "fa1",   "fa2",  "fa3",

  "fa4",  "fa5",  "fa6",  "fa7",  "ft8",   "ft9",   "ft10", "ft11",

  "fs0",  "fs1",  "fs2",  "fs3",  "fs4",   "fs5",   "fs6",  "fs7",

  "fsr",  "fir",  "fp",   "inx",  "rand",  "tlblo", "ctxt", "tlbhi",

  "epc",  "prid"

};

/* Scalar register names. _print_insn_mips() decides which register name

   table to use.  */

static const char * const *reg_names = NULL;

/* Print insn arguments for 32/64-bit code.  */

static void

print_insn_arg (d, l, pc, info)

     const char *d;

     register unsigned long int l;

     bfd_vma pc;

     struct disassemble_info *info;

{

  int delta;

  switch (*d)

    {

    case ',':

    case '(':

    case ')':

      (*info->fprintf_func) (info->stream, "%c", *d);

      break;

    case 's':

    case 'b':

    case 'r':

    case 'v':

      (*info->fprintf_func) (info->stream, "%s",

                             reg_names[(l >> OP_SH_RS) & OP_MASK_RS]);

      break;

    case 't':

    case 'w':

      (*info->fprintf_func) (info->stream, "%s",

                             reg_names[(l >> OP_SH_RT) & OP_MASK_RT]);

      break;

    case 'i':

    case 'u':

      (*info->fprintf_func) (info->stream, "0x%x",

                             (l >> OP_SH_IMMEDIATE) & OP_MASK_IMMEDIATE);

      break;

    case 'j': /* Same as i, but sign-extended.  */

    case 'o':

      delta = (l >> OP_SH_DELTA) & OP_MASK_DELTA;

      if (delta & 0x8000)

        delta |= ~0xffff;

      (*info->fprintf_func) (info->stream, "%d",

                             delta);

      break;

    case 'h':

      (*info->fprintf_func) (info->stream, "0x%x",

                             (unsigned int) ((l >> OP_SH_PREFX)

                                             & OP_MASK_PREFX));

      break;

    case 'k':

      (*info->fprintf_func) (info->stream, "0x%x",

                             (unsigned int) ((l >> OP_SH_CACHE)

                                             & OP_MASK_CACHE));

      break;

    case 'a':

      info->target = (((pc + 4) & ~(bfd_vma) 0x0fffffff)

                      | (((l >> OP_SH_TARGET) & OP_MASK_TARGET) << 2));

      (*info->print_address_func) (info->target, info);

      break;

    case 'p':

      /* Sign extend the displacement.  */

      delta = (l >> OP_SH_DELTA) & OP_MASK_DELTA;

      if (delta & 0x8000)

        delta |= ~0xffff;

      info->target = (delta << 2) + pc + INSNLEN;

      (*info->print_address_func) (info->target, info);

      break;

    case 'd':

      (*info->fprintf_func) (info->stream, "%s",

                             reg_names[(l >> OP_SH_RD) & OP_MASK_RD]);

      break;

    case 'U':

      {

        /* First check for both rd and rt being equal.  */

        unsigned int reg = (l >> OP_SH_RD) & OP_MASK_RD;

        if (reg == ((l >> OP_SH_RT) & OP_MASK_RT))

          (*info->fprintf_func) (info->stream, "%s",

                                 reg_names[reg]);

        else

          {

            /* If one is zero use the other.  */

            if (reg == 0)

              (*info->fprintf_func) (info->stream, "%s",

                                     reg_names[(l >> OP_SH_RT) & OP_MASK_RT]);

            else if (((l >> OP_SH_RT) & OP_MASK_RT) == 0)

              (*info->fprintf_func) (info->stream, "%s",

                                     reg_names[reg]);

            else /* Bogus, result depends on processor.  */

              (*info->fprintf_func) (info->stream, "%s or %s",

                                     reg_names[reg],

                                     reg_names[(l >> OP_SH_RT) & OP_MASK_RT]);

          }

      }

      break;

    case 'z':

      (*info->fprintf_func) (info->stream, "%s", reg_names[0]);

      break;

    case '<':

      (*info->fprintf_func) (info->stream, "0x%x",

                             (l >> OP_SH_SHAMT) & OP_MASK_SHAMT);

      break;

    case 'c':

      (*info->fprintf_func) (info->stream, "0x%x",

                             (l >> OP_SH_CODE) & OP_MASK_CODE);

      break;

    case 'q':

      (*info->fprintf_func) (info->stream, "0x%x",

                             (l >> OP_SH_CODE2) & OP_MASK_CODE2);

      break;

    case 'C':

      (*info->fprintf_func) (info->stream, "0x%x",

                             (l >> OP_SH_COPZ) & OP_MASK_COPZ);

      break;

    case 'B':

      (*info->fprintf_func) (info->stream, "0x%x",

                             (l >> OP_SH_CODE20) & OP_MASK_CODE20);

      break;

    case 'J':

      (*info->fprintf_func) (info->stream, "0x%x",

                             (l >> OP_SH_CODE19) & OP_MASK_CODE19);

      break;

    case 'S':

    case 'V':

      (*info->fprintf_func) (info->stream, "$f%d",

                             (l >> OP_SH_FS) & OP_MASK_FS);

      break;

    case 'T':

    case 'W':

      (*info->fprintf_func) (info->stream, "$f%d",

                             (l >> OP_SH_FT) & OP_MASK_FT);

      break;

    case 'D':

      (*info->fprintf_func) (info->stream, "$f%d",

                             (l >> OP_SH_FD) & OP_MASK_FD);

      break;

    case 'R':

      (*info->fprintf_func) (info->stream, "$f%d",

                             (l >> OP_SH_FR) & OP_MASK_FR);

      break;

    case 'E':

      (*info->fprintf_func) (info->stream, "$%d",

                             (l >> OP_SH_RT) & OP_MASK_RT);

      break;

    case 'G':

      (*info->fprintf_func) (info->stream, "$%d",

                             (l >> OP_SH_RD) & OP_MASK_RD);

      break;

    case 'N':

      (*info->fprintf_func) (info->stream, "$fcc%d",

                             (l >> OP_SH_BCC) & OP_MASK_BCC);

      break;

    case 'M':

      (*info->fprintf_func) (info->stream, "$fcc%d",

                             (l >> OP_SH_CCC) & OP_MASK_CCC);

      break;

    case 'P':

      (*info->fprintf_func) (info->stream, "%d",

                             (l >> OP_SH_PERFREG) & OP_MASK_PERFREG);

      break;

    case 'H':

      (*info->fprintf_func) (info->stream, "%d",

                             (l >> OP_SH_SEL) & OP_MASK_SEL);

      break;

    case 'O':

      (*info->fprintf_func) (info->stream, "%d",

                             (l >> OP_SH_ALN) & OP_MASK_ALN);

      break;

    case 'Q':

      {

        unsigned int vsel = (l >> OP_SH_VSEL) & OP_MASK_VSEL;

        if ((vsel & 0x10) == 0)

          {

            int fmt;

            vsel &= 0x0f;

            for (fmt = 0; fmt < 3; fmt++, vsel >>= 1)

              if ((vsel & 1) == 0)

                break;

            (*info->fprintf_func) (info->stream, "$v%d[%d]",

                                   (l >> OP_SH_FT) & OP_MASK_FT,

                                   vsel >> 1);

          }

        else if ((vsel & 0x08) == 0)

          {

            (*info->fprintf_func) (info->stream, "$v%d",

                                   (l >> OP_SH_FT) & OP_MASK_FT);

          }

        else

          {

            (*info->fprintf_func) (info->stream, "0x%x",

                                   (l >> OP_SH_FT) & OP_MASK_FT);

          }

      }

      break;

    case 'X':

      (*info->fprintf_func) (info->stream, "$v%d",

                             (l >> OP_SH_FD) & OP_MASK_FD);

      break;

    case 'Y':

      (*info->fprintf_func) (info->stream, "$v%d",

                             (l >> OP_SH_FS) & OP_MASK_FS);

      break;

    case 'Z':

      (*info->fprintf_func) (info->stream, "$v%d",

                             (l >> OP_SH_FT) & OP_MASK_FT);

      break;

    default:

      /* xgettext:c-format */

      (*info->fprintf_func) (info->stream,

                             _("# internal error, undefined modifier(%c)"),

                             *d);

      break;

    }

}

/* Figure out the MIPS ISA and CPU based on the machine number.  */

static void

mips_isa_type (mach, isa, cputype)

     int mach;

     int *isa;

     int *cputype;

{

  switch (mach)

    {

    case bfd_mach_mips3000:

      *cputype = CPU_R3000;

      *isa = ISA_MIPS1;

      break;

    case bfd_mach_mips3900:

      *cputype = CPU_R3900;

      *isa = ISA_MIPS1;

      break;

    case bfd_mach_mips4000:

      *cputype = CPU_R4000;

      *isa = ISA_MIPS3;

      break;

    case bfd_mach_mips4010:

      *cputype = CPU_R4010;

      *isa = ISA_MIPS2;

      break;

    case bfd_mach_mips4100:

      *cputype = CPU_VR4100;

      *isa = ISA_MIPS3;

      break;

    case bfd_mach_mips4111:

      *cputype = CPU_R4111;

      *isa = ISA_MIPS3;

      break;

    case bfd_mach_mips4300:

      *cputype = CPU_R4300;

      *isa = ISA_MIPS3;

      break;

    case bfd_mach_mips4400:

      *cputype = CPU_R4400;

      *isa = ISA_MIPS3;

      break;

    case bfd_mach_mips4600:

      *cputype = CPU_R4600;

      *isa = ISA_MIPS3;

      break;

    case bfd_mach_mips4650:

      *cputype = CPU_R4650;

      *isa = ISA_MIPS3;

      break;

    case bfd_mach_mips5000:

      *cputype = CPU_R5000;

      *isa = ISA_MIPS4;

      break;

    case bfd_mach_mips6000:

      *cputype = CPU_R6000;

      *isa = ISA_MIPS2;

      break;

    case bfd_mach_mips8000:

      *cputype = CPU_R8000;

      *isa = ISA_MIPS4;

      break;

    case bfd_mach_mips10000:

      *cputype = CPU_R10000;

      *isa = ISA_MIPS4;

      break;

    case bfd_mach_mips12000:

      *cputype = CPU_R12000;

      *isa = ISA_MIPS4;

      break;

    case bfd_mach_mips16:

      *cputype = CPU_MIPS16;

      *isa = ISA_MIPS3 | INSN_MIPS16;

      break;

    case bfd_mach_mips5:

      *cputype = CPU_MIPS5;

      *isa = ISA_MIPS5;

      break;

    case bfd_mach_mips_sb1:

      *cputype = CPU_SB1;

      *isa = ISA_MIPS64 | INSN_MIPS3D | INSN_SB1;

      break;

    case bfd_mach_mipsisa32:

      *cputype = CPU_MIPS32;

      /* For stock MIPS32, disassemble all applicable MIPS-specified ASEs.

         Note that MIPS-3D and MDMX are not applicable to MIPS32.  (See

         _MIPS32 Architecture For Programmers Volume I: Introduction to the

         MIPS32 Architecture_ (MIPS Document Number MD00082, Revision 0.95),

         page 1.  */

      *isa = ISA_MIPS32 | INSN_MIPS16;

      break;

    case bfd_mach_mipsisa64:

      *cputype = CPU_MIPS64;

      /* For stock MIPS64, disassemble all applicable MIPS-specified ASEs.  */

      *isa = ISA_MIPS64 | INSN_MIPS16 | INSN_MIPS3D | INSN_MDMX;

      break;

    default:

      *cputype = CPU_R3000;

      *isa = ISA_MIPS3;

      break;

    }

}

/* Check if the object uses NewABI conventions.  */

static int

is_newabi (header)

     Elf_Internal_Ehdr *header;

{

  /* There are no old-style ABIs which use 64-bit ELF.  */

  if (header->e_ident[EI_CLASS] == ELFCLASS64)

    return 1;

  /* If a 32-bit ELF file, n32 is a new-style ABI.  */

  if ((header->e_flags & EF_MIPS_ABI2) != 0)

    return 1;

  return 0;

}

/* Print the mips instruction at address MEMADDR in debugged memory,

   on using INFO.  Returns length of the instruction, in bytes, which is

   always INSNLEN.  BIGENDIAN must be 1 if this is big-endian code, 0 if

   this is little-endian code.  */

static int

print_insn_mips (memaddr, word, info)

     bfd_vma memaddr;

     unsigned long int word;

     struct disassemble_info *info;

{

  register const struct mips_opcode *op;

  int target_processor, mips_isa;

  static boolean init = 0;

  static const struct mips_opcode *mips_hash[OP_MASK_OP + 1];

  /* Build a hash table to shorten the search time.  */

  if (! init)

    {

      unsigned int i;

      for (i = 0; i <= OP_MASK_OP; i++)

        {

          for (op = mips_opcodes; op < &mips_opcodes[NUMOPCODES]; op++)

            {

              if (op->pinfo == INSN_MACRO)

                continue;

              if (i == ((op->match >> OP_SH_OP) & OP_MASK_OP))

                {

                  mips_hash[i] = op;

                  break;

                }

            }

        }

      init = 1;

    }

#if ! SYMTAB_AVAILABLE

  /* This is running out on a target machine, not in a host tool.

     FIXME: Where does mips_target_info come from?  */

  target_processor = mips_target_info.processor;

  mips_isa = mips_target_info.isa;

#else

  mips_isa_type (info->mach, &mips_isa, &target_processor);

#endif

  info->bytes_per_chunk = INSNLEN;

  info->display_endian = info->endian;

  info->insn_info_valid = 1;

  info->branch_delay_insns = 0;

  info->data_size = 0;

  info->insn_type = dis_nonbranch;

  info->target = 0;

  info->target2 = 0;

  op = mips_hash[(word >> OP_SH_OP) & OP_MASK_OP];

  if (op != NULL)

    {

      for (; op < &mips_opcodes[NUMOPCODES]; op++)

        {

          if (op->pinfo != INSN_MACRO && (word & op->mask) == op->match)

            {

              register const char *d;

              if (! OPCODE_IS_MEMBER (op, mips_isa, target_processor))

                continue;

              /* Figure out instruction type and branch delay information.  */

              if ((op->pinfo & INSN_UNCOND_BRANCH_DELAY) != 0)

                {

                  if ((info->insn_type & INSN_WRITE_GPR_31) != 0)

                    info->insn_type = dis_jsr;

                  else

                    info->insn_type = dis_branch;

                  info->branch_delay_insns = 1;

                }

              else if ((op->pinfo & (INSN_COND_BRANCH_DELAY

                                     | INSN_COND_BRANCH_LIKELY)) != 0)

                {

                  if ((info->insn_type & INSN_WRITE_GPR_31) != 0)

                    info->insn_type = dis_condjsr;

                  else

                    info->insn_type = dis_condbranch;

                  info->branch_delay_insns = 1;

                }

              else if ((op->pinfo & (INSN_STORE_MEMORY

                                     | INSN_LOAD_MEMORY_DELAY)) != 0)

                info->insn_type = dis_dref;

              (*info->fprintf_func) (info->stream, "%s", op->name);

              d = op->args;

              if (d != NULL && *d != '\0')

                {

                  (*info->fprintf_func) (info->stream, "\t");

                  for (; *d != '\0'; d++)

                    print_insn_arg (d, word, memaddr, info);

                }

              return INSNLEN;

            }

        }

    }

  /* Handle undefined instructions.  */

  info->insn_type = dis_noninsn;

  (*info->fprintf_func) (info->stream, "0x%x", word);

  return INSNLEN;

}

/* In an environment where we do not know the symbol type of the

   instruction we are forced to assume that the low order bit of the

   instructions' address may mark it as a mips16 instruction.  If we

   are single stepping, or the pc is within the disassembled function,

   this works.  Otherwise, we need a clue.  Sometimes.  */

static int

_print_insn_mips (memaddr, info, endianness)

     bfd_vma memaddr;

     struct disassemble_info *info;

     enum bfd_endian endianness;

{

  bfd_byte buffer[INSNLEN];

  int status;

#if 1

  /* FIXME: If odd address, this is CLEARLY a mips 16 instruction.  */

  /* Only a few tools will work this way.  */

  if (memaddr & 0x01)

    return print_insn_mips16 (memaddr, info);

#endif

#if SYMTAB_AVAILABLE

  if (info->mach == bfd_mach_mips16

      || (info->flavour == bfd_target_elf_flavour

          && info->symbols != NULL

          && ((*(elf_symbol_type **) info->symbols)->internal_elf_sym.st_other

              == STO_MIPS16)))

    return print_insn_mips16 (memaddr, info);

#endif

  /* Use mips64_reg_names for new ABI.  */

  reg_names = mips32_reg_names;

  if (info->flavour == bfd_target_elf_flavour && info->symbols != NULL)

    {

      Elf_Internal_Ehdr *header;

      header = elf_elfheader (bfd_asymbol_bfd (*(info->symbols)));

      if (is_newabi (header))

        reg_names = mips64_reg_names;

    }

  status = (*info->read_memory_func) (memaddr, buffer, INSNLEN, info);

  if (status == 0)

    {

      unsigned long insn;