OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [gdb-5.3/] [sim/] [d30v/] [sim-main.h] - Blame information for rev 1782

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1181 sfurman
/* OBSOLETE /*  This file is part of the program psim. */
2
/* OBSOLETE  */
3
/* OBSOLETE     Copyright (C) 1994-1997, Andrew Cagney <cagney@highland.com.au> */
4
/* OBSOLETE     Copyright (C) 1997, 1998, Free Software Foundation */
5
/* OBSOLETE  */
6
/* OBSOLETE     This program is free software; you can redistribute it and/or modify */
7
/* OBSOLETE     it under the terms of the GNU General Public License as published by */
8
/* OBSOLETE     the Free Software Foundation; either version 2 of the License, or */
9
/* OBSOLETE     (at your option) any later version. */
10
/* OBSOLETE  */
11
/* OBSOLETE     This program is distributed in the hope that it will be useful, */
12
/* OBSOLETE     but WITHOUT ANY WARRANTY; without even the implied warranty of */
13
/* OBSOLETE     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the */
14
/* OBSOLETE     GNU General Public License for more details. */
15
/* OBSOLETE   */
16
/* OBSOLETE     You should have received a copy of the GNU General Public License */
17
/* OBSOLETE     along with this program; if not, write to the Free Software */
18
/* OBSOLETE     Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
19
/* OBSOLETE   */
20
/* OBSOLETE     */ */
21
/* OBSOLETE  */
22
/* OBSOLETE  */
23
/* OBSOLETE #ifndef _SIM_MAIN_H_ */
24
/* OBSOLETE #define _SIM_MAIN_H_ */
25
/* OBSOLETE  */
26
/* OBSOLETE /* This simulator suports watchpoints */ */
27
/* OBSOLETE #define WITH_WATCHPOINTS 1 */
28
/* OBSOLETE  */
29
/* OBSOLETE #include "sim-basics.h" */
30
/* OBSOLETE #include "sim-signal.h" */
31
/* OBSOLETE  */
32
/* OBSOLETE /* needed */ */
33
/* OBSOLETE typedef address_word sim_cia; */
34
/* OBSOLETE #define INVALID_INSTRUCTION_ADDRESS ((address_word) 0 - 1) */
35
/* OBSOLETE  */
36
/* OBSOLETE /* This simulator doesn't cache anything so no saving of context is */
37
/* OBSOLETE    needed during either of a halt or restart */ */
38
/* OBSOLETE #define SIM_ENGINE_HALT_HOOK(SD,CPU,CIA) while (0) */
39
/* OBSOLETE #define SIM_ENGINE_RESTART_HOOK(SD,CPU,CIA) while (0) */
40
/* OBSOLETE  */
41
/* OBSOLETE #include "sim-base.h" */
42
/* OBSOLETE  */
43
/* OBSOLETE /* These are generated files.  */ */
44
/* OBSOLETE #include "itable.h" */
45
/* OBSOLETE #include "s_idecode.h" */
46
/* OBSOLETE #include "l_idecode.h" */
47
/* OBSOLETE  */
48
/* OBSOLETE #include "cpu.h" */
49
/* OBSOLETE #include "alu.h" */
50
/* OBSOLETE  */
51
/* OBSOLETE  */
52
/* OBSOLETE struct sim_state { */
53
/* OBSOLETE  */
54
/* OBSOLETE   sim_event *pending_interrupt; */
55
/* OBSOLETE  */
56
/* OBSOLETE   /* the processors proper */ */
57
/* OBSOLETE   sim_cpu cpu[MAX_NR_PROCESSORS]; */
58
/* OBSOLETE #if (WITH_SMP) */
59
/* OBSOLETE #define STATE_CPU(sd, n) (&(sd)->cpu[n]) */
60
/* OBSOLETE #else */
61
/* OBSOLETE #define STATE_CPU(sd, n) (&(sd)->cpu[0]) */
62
/* OBSOLETE #endif */
63
/* OBSOLETE  */
64
/* OBSOLETE   /* The base class.  */ */
65
/* OBSOLETE   sim_state_base base; */
66
/* OBSOLETE  */
67
/* OBSOLETE }; */
68
/* OBSOLETE  */
69
/* OBSOLETE  */
70
/* OBSOLETE /* deliver an interrupt */ */
71
/* OBSOLETE sim_event_handler d30v_interrupt_event; */
72
/* OBSOLETE  */
73
/* OBSOLETE  */
74
/* OBSOLETE #ifdef HAVE_STRING_H */
75
/* OBSOLETE #include <string.h> */
76
/* OBSOLETE #else */
77
/* OBSOLETE #ifdef HAVE_STRINGS_H */
78
/* OBSOLETE #include <strings.h> */
79
/* OBSOLETE #endif */
80
/* OBSOLETE #endif */
81
/* OBSOLETE  */
82
/* OBSOLETE #endif /* _SIM_MAIN_H_ */ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.