OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [mp3/] [lib/] [xilinx/] [unisims/] [CY4_02.v] - Blame information for rev 1782

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 266 lampret
// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/CY4_02.v,v 1.1.1.1 2001-11-04 18:59:46 lampret Exp $
2
 
3
/*
4
 
5
FUNCTION        : Carry modes functions
6
 
7
*/
8
 
9
`timescale  100 ps / 10 ps
10
 
11
`celldefine
12
 
13
module CY4_02 (C0, C1, C2, C3, C4, C5, C6, C7);
14
 
15
    parameter cds_action = "ignore";
16
 
17
    output C0, C1, C2, C3, C4, C5, C6, C7;
18
 
19
        supply1 C7;
20
        supply1 C6;
21
        supply1 C5;
22
        supply1 C4;
23
        supply1 C3;
24
        supply0 C2;
25
        supply1 C1;
26
        supply0 C0;
27
 
28
endmodule
29
 
30
`endcelldefine

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.