URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [rc203soc/] [sw/] [uClinux/] [arch/] [armnommu/] [lib/] [io-ebsa.S] - Blame information for rev 1782

Details | Compare with Previous | View Log


/*
 * linux/arch/arm/lib/io.S
 *
 * Copyright (C) 1995, 1996 Russell King
 */
 
#include 
                .text
                .align
 
#define OUT(reg)                                        \
                mov     r8, reg, lsl $16                ;\
                orr     r8, r8, r8, lsr $16             ;\
                str     r8, [r3, r0, lsl $2]            ;\
                mov     r8, reg, lsr $16                ;\
                orr     r8, r8, r8, lsl $16             ;\
                str     r8, [r3, r0, lsl $2]
 
#define IN(reg)                                         \
                ldr     reg, [r0]                       ;\
                and     reg, reg, ip                    ;\
                ldr     lr, [r0]                        ;\
                orr     reg, reg, lr, lsl $16
 
@ Purpose: read a block of data from a hardware register to memory.
@ Proto  : insw(int from_port, void *to, int len_in_words);
@ Proto  : inswb(int from_port, void *to, int len_in_bytes);
@ Notes  : increment to
 
                .global _insw
                .global _inswb
_insw:          mov     r2, r2, lsl#1
_inswb:         mov     ip, sp
                stmfd   sp!, {r4 - r10 ,fp ,ip ,lr ,pc}
                sub     fp, ip, #4
                cmp     r0, #0x00c00000
                movge   r3, #0
                movlt   r3, #0xf0000000
                add     r0, r3, r0, lsl #2
                tst     r1, #3
                beq     Linswok
                tst     r1, #1
                bne     Linsw_notaligned
                cmp     r2, #1
                ldrge   r4, [r0]
                strgeb  r4, [r1], #1
                movgt   r4, r4, LSR#8
                strgtb  r4, [r1], #1
                ldmleea fp, {r4 - r10, fp, sp, pc}^
                sub     r2, r2, #2
Linswok:        mov     ip, #0xFF
                orr     ip, ip, ip, lsl #8
Linswlp:        subs    r2, r2, #64
                bmi     Linsw_toosmall
                IN(r3)
                IN(r4)
                IN(r5)
                IN(r6)
                IN(r7)
                IN(r8)
                IN(r9)
                IN(r10)
                stmia   r1!, {r3 - r10}
                IN(r3)
                IN(r4)
                IN(r5)
                IN(r6)
                IN(r7)
                IN(r8)
                IN(r9)
                IN(r10)
                stmia   r1!, {r3 - r10}
                bne     Linswlp
                LOADREGS(ea, fp, {r4 - r10, fp, sp, pc})
Linsw_toosmall:
                add     r2, r2, #32
                bmi     Linsw_toosmall2
Linsw2lp:       IN(r3)
                IN(r4)
                IN(r5)
                IN(r6)
                IN(r7)
                IN(r8)
                IN(r9)
                IN(r10)
                stmia   r1!, {r3 - r10}
                LOADREGS(eqea, fp, {r4 - r10, fp, sp, pc})
                b       Linsw_notaligned
Linsw_toosmall2:
                add     r2, r2, #32
Linsw_notaligned:
                cmp     r2, #1
                LOADREGS(ltea, fp, {r4 - r10, fp, sp, pc})
                ldr     r4, [r0]
                strb    r4, [r1], #1
                movgt   r4, r4, LSR#8
                strgtb  r4, [r1], #1
                subs    r2, r2, #2
                bgt     Linsw_notaligned
                LOADREGS(ea, fp, {r4 - r10, fp, sp, pc})
 
@ Purpose: write a block of data from memory to a hardware register.
@ Proto  : outsw(int to_reg, void *from, int len_in_words);
@ Proto  : outswb(int to_reg, void *from, int len_in_bytes);
@ Notes  : increments from
 
                .global _outsw
                .global _outswb
_outsw:         mov     r2, r2, LSL#1
_outswb:        mov     ip, sp
                stmfd   sp!, {r4 - r8, fp, ip, lr, pc}
                sub     fp, ip, #4
                cmp     r0, #0x00c00000
                movge   r3, #0
                movlt   r3, #0xf0000000
                tst     r1, #2
                beq     Loutsw32lp
                ldr     r4, [r1], #2
                mov     r4, r4, lsl #16
                orr     r4, r4, r4, lsr #16
                str     r4, [r3, r0, lsl #2]
                sub     r2, r2, #2
                teq     r2, #0
                LOADREGS(eqea, fp, {r4 - r8, fp, sp, pc})
Loutsw32lp:     subs    r2,r2,#32
                blt     Loutsw_toosmall
                ldmia   r1!,{r4,r5,r6,r7}
                OUT(r4)
                OUT(r5)
                OUT(r6)
                OUT(r7)
                ldmia   r1!,{r4,r5,r6,r7}
                OUT(r4)
                OUT(r5)
                OUT(r6)
                OUT(r7)
                LOADREGS(eqea, fp, {r4 - r8, fp, sp, pc})
                b       Loutsw32lp
Loutsw_toosmall:
                adds    r2,r2,#32
                LOADREGS(eqea, fp, {r4 - r8, fp, sp, pc})
Llpx:           ldr     r4,[r1],#2
                mov     r4,r4,LSL#16
                orr     r4,r4,r4,LSR#16
                str     r4,[r3,r0,LSL#2]
                subs    r2,r2,#2
                bgt     Llpx
                LOADREGS(ea, fp, {r4 - r8, fp, sp, pc})
 

Line No.	Rev	Author	Line
1	1622	jcastillo	`/*`
2			`* linux/arch/arm/lib/io.S`
3			`*`
4			`* Copyright (C) 1995, 1996 Russell King`
5			`*/`
6
7			`#include`
8			`.text`
9			`.align`
10
11			`#define OUT(reg) \`
12			`mov r8, reg, lsl $16 ;\`
13			`orr r8, r8, r8, lsr $16 ;\`
14			`str r8, [r3, r0, lsl $2] ;\`
15			`mov r8, reg, lsr $16 ;\`
16			`orr r8, r8, r8, lsl $16 ;\`
17			`str r8, [r3, r0, lsl $2]`
18
19			`#define IN(reg) \`
20			`ldr reg, [r0] ;\`
21			`and reg, reg, ip ;\`
22			`ldr lr, [r0] ;\`
23			`orr reg, reg, lr, lsl $16`
24
25			`@ Purpose: read a block of data from a hardware register to memory.`
26			`@ Proto : insw(int from_port, void *to, int len_in_words);`
27			`@ Proto : inswb(int from_port, void *to, int len_in_bytes);`
28			`@ Notes : increment to`
29
30			`.global _insw`
31			`.global _inswb`
32			`_insw: mov r2, r2, lsl#1`
33			`_inswb: mov ip, sp`
34			`stmfd sp!, {r4 - r10 ,fp ,ip ,lr ,pc}`
35			`sub fp, ip, #4`
36			`cmp r0, #0x00c00000`
37			`movge r3, #0`
38			`movlt r3, #0xf0000000`
39			`add r0, r3, r0, lsl #2`
40			`tst r1, #3`
41			`beq Linswok`
42			`tst r1, #1`
43			`bne Linsw_notaligned`
44			`cmp r2, #1`
45			`ldrge r4, [r0]`
46			`strgeb r4, [r1], #1`
47			`movgt r4, r4, LSR#8`
48			`strgtb r4, [r1], #1`
49			`ldmleea fp, {r4 - r10, fp, sp, pc}^`
50			`sub r2, r2, #2`
51			`Linswok: mov ip, #0xFF`
52			`orr ip, ip, ip, lsl #8`
53			`Linswlp: subs r2, r2, #64`
54			`bmi Linsw_toosmall`
55			`IN(r3)`
56			`IN(r4)`
57			`IN(r5)`
58			`IN(r6)`
59			`IN(r7)`
60			`IN(r8)`
61			`IN(r9)`
62			`IN(r10)`
63			`stmia r1!, {r3 - r10}`
64			`IN(r3)`
65			`IN(r4)`
66			`IN(r5)`
67			`IN(r6)`
68			`IN(r7)`
69			`IN(r8)`
70			`IN(r9)`
71			`IN(r10)`
72			`stmia r1!, {r3 - r10}`
73			`bne Linswlp`
74			`LOADREGS(ea, fp, {r4 - r10, fp, sp, pc})`
75			`Linsw_toosmall:`
76			`add r2, r2, #32`
77			`bmi Linsw_toosmall2`
78			`Linsw2lp: IN(r3)`
79			`IN(r4)`
80			`IN(r5)`
81			`IN(r6)`
82			`IN(r7)`
83			`IN(r8)`
84			`IN(r9)`
85			`IN(r10)`
86			`stmia r1!, {r3 - r10}`
87			`LOADREGS(eqea, fp, {r4 - r10, fp, sp, pc})`
88			`b Linsw_notaligned`
89			`Linsw_toosmall2:`
90			`add r2, r2, #32`
91			`Linsw_notaligned:`
92			`cmp r2, #1`
93			`LOADREGS(ltea, fp, {r4 - r10, fp, sp, pc})`
94			`ldr r4, [r0]`
95			`strb r4, [r1], #1`
96			`movgt r4, r4, LSR#8`
97			`strgtb r4, [r1], #1`
98			`subs r2, r2, #2`
99			`bgt Linsw_notaligned`
100			`LOADREGS(ea, fp, {r4 - r10, fp, sp, pc})`
101
102			`@ Purpose: write a block of data from memory to a hardware register.`
103			`@ Proto : outsw(int to_reg, void *from, int len_in_words);`
104			`@ Proto : outswb(int to_reg, void *from, int len_in_bytes);`
105			`@ Notes : increments from`
106
107			`.global _outsw`
108			`.global _outswb`
109			`_outsw: mov r2, r2, LSL#1`
110			`_outswb: mov ip, sp`
111			`stmfd sp!, {r4 - r8, fp, ip, lr, pc}`
112			`sub fp, ip, #4`
113			`cmp r0, #0x00c00000`
114			`movge r3, #0`
115			`movlt r3, #0xf0000000`
116			`tst r1, #2`
117			`beq Loutsw32lp`
118			`ldr r4, [r1], #2`
119			`mov r4, r4, lsl #16`
120			`orr r4, r4, r4, lsr #16`
121			`str r4, [r3, r0, lsl #2]`
122			`sub r2, r2, #2`
123			`teq r2, #0`
124			`LOADREGS(eqea, fp, {r4 - r8, fp, sp, pc})`
125			`Loutsw32lp: subs r2,r2,#32`
126			`blt Loutsw_toosmall`
127			`ldmia r1!,{r4,r5,r6,r7}`
128			`OUT(r4)`
129			`OUT(r5)`
130			`OUT(r6)`
131			`OUT(r7)`
132			`ldmia r1!,{r4,r5,r6,r7}`
133			`OUT(r4)`
134			`OUT(r5)`
135			`OUT(r6)`
136			`OUT(r7)`
137			`LOADREGS(eqea, fp, {r4 - r8, fp, sp, pc})`
138			`b Loutsw32lp`
139			`Loutsw_toosmall:`
140			`adds r2,r2,#32`
141			`LOADREGS(eqea, fp, {r4 - r8, fp, sp, pc})`
142			`Llpx: ldr r4,[r1],#2`
143			`mov r4,r4,LSL#16`
144			`orr r4,r4,r4,LSR#16`
145			`str r4,[r3,r0,LSL#2]`
146			`subs r2,r2,#2`
147			`bgt Llpx`
148			`LOADREGS(ea, fp, {r4 - r8, fp, sp, pc})`
149

Browse

Tools

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [rc203soc/] [sw/] [uClinux/] [arch/] [armnommu/] [lib/] [io-ebsa.S] - Blame information for rev 1782