OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [rc203soc/] [sw/] [uClinux/] [include/] [asm-armnommu/] [proc-armo/] [assembler.h] - Blame information for rev 1782

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1633 jcastillo
/*
2
 * linux/asm-arm/proc-armo/assembler.h
3
 *
4
 * Copyright (C) 1996 Russell King
5
 *
6
 * This file contains arm architecture specific defines
7
 * for the different processors
8
 */
9
 
10
/*
11
 * LOADREGS: multiple register load (ldm) with pc in register list
12
 *              (takes account of ARM6 not using ^)
13
 *
14
 * RETINSTR: return instruction: adds the 's' in at the end of the
15
 *              instruction if this is not an ARM6
16
 *
17
 * SAVEIRQS: save IRQ state (not required on ARM2/ARM3 - done
18
 *              implicitly
19
 *
20
 * RESTOREIRQS: restore IRQ state (not required on ARM2/ARM3 - done
21
 *              implicitly with ldm ... ^ or movs.
22
 *
23
 * These next two need thinking about - can't easily use stack... (see system.S)
24
 * DISABLEIRQS: disable IRQS in SVC mode
25
 *
26
 * ENABLEIRQS: enable IRQS in SVC mode
27
 *
28
 * USERMODE: switch to USER mode
29
 *
30
 * SVCMODE: switch to SVC mode
31
 */
32
 
33
#define N_BIT   (1 << 31)
34
#define Z_BIT   (1 << 30)
35
#define C_BIT   (1 << 29)
36
#define V_BIT   (1 << 28)
37
 
38
#define PCMASK  0xfc000003
39
 
40
#ifdef __ASSEMBLER__
41
 
42
#define I_BIT   (1 << 27)
43
#define F_BIT   (1 << 26)
44
 
45
#define MODE_USR        0
46
#define MODE_FIQ        1
47
#define MODE_IRQ        2
48
#define MODE_SVC        3
49
 
50
#define DEFAULT_FIQ     MODE_FIQ
51
 
52
#define LOADREGS(cond, base, reglist...)\
53
        ldm##cond       base,reglist^
54
 
55
#define RETINSTR(instr, regs...)\
56
        instr##s        regs
57
 
58
#define MODENOP\
59
        mov     r0, r0
60
 
61
#define MODE(savereg,tmpreg,mode) \
62
        mov     savereg, pc; \
63
        bic     tmpreg, savereg, $0x0c000003; \
64
        orr     tmpreg, tmpreg, $mode; \
65
        teqp    tmpreg, $0
66
 
67
#define RESTOREMODE(savereg) \
68
        teqp    savereg, $0
69
 
70
#define SAVEIRQS(tmpreg)
71
 
72
#define RESTOREIRQS(tmpreg)
73
 
74
#define DISABLEIRQS(tmpreg)\
75
        teqp    pc, $0x08000003
76
 
77
#define ENABLEIRQS(tmpreg)\
78
        teqp    pc, $0x00000003
79
 
80
#define USERMODE(tmpreg)\
81
        teqp    pc, $0x00000000;\
82
        mov     r0, r0
83
 
84
#define SVCMODE(tmpreg)\
85
        teqp    pc, $0x00000003;\
86
        mov     r0, r0
87
 
88
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.