OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [rc203soc/] [sw/] [uClinux/] [include/] [asm-mips/] [mipsconfig.h] - Blame information for rev 1782

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1633 jcastillo
/*
2
 * include/asm-mips/mipsconfig.h
3
 *
4
 * This file is subject to the terms and conditions of the GNU General Public
5
 * License.  See the file "COPYING" in the main directory of this archive
6
 * for more details.
7
 *
8
 * Copyright (C) 1994, 1995 by Ralf Baechle
9
 */
10
#ifndef __ASM_MIPS_MIPSCONFIG_H
11
#define __ASM_MIPS_MIPSCONFIG_H
12
 
13
/*
14
 * This is the virtual address to which all ports are being mapped.
15
 * Must be a value that can be load with a lui instruction.
16
 */
17
#ifndef PORT_BASE
18
#define PORT_BASE               0xe2000000
19
#endif
20
 
21
/*
22
 * Pagetables are 4MB mapped at 0xe4000000
23
 * Must be a value that can be loaded with a single instruction.
24
 */
25
#define TLBMAP                  0xe4000000
26
 
27
/*
28
 * The virtual address where we'll map the pagetables
29
 * For a base address of 0xe3000000 this is 0xe338c000
30
 * For a base address of 0xe4000000 this is 0xe4390000
31
 * FIXME: Gas computes the following expression with signed
32
 *        shift and therefore false
33
#define TLB_ROOT                (TLBMAP + (TLBMAP >> (12-2)))
34
 */
35
#define TLB_ROOT                0xe4390000
36
 
37
/*
38
 * Use this to activate extra TLB error checking
39
 */
40
#define CONF_DEBUG_TLB
41
 
42
/*
43
 * Use this to activate extra TLB profiling code
44
 * (currently not implemented)
45
 */
46
#undef CONF_PROFILE_TLB
47
 
48
/*
49
 * Disable all caching.  Useful to find trouble with caches in drivers.
50
 */
51
#undef CONF_DISABLE_KSEG0_CACHING
52
 
53
/*
54
 * Set this to one to enable additional vdma debug code.
55
 */
56
#define CONF_DEBUG_VDMA 0
57
 
58
#endif /* __ASM_MIPS_MIPSCONFIG_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.