OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [uclinux/] [uClinux-2.0.x/] [drivers/] [isdn/] [hisax/] [siemens.h] - Blame information for rev 1782

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 199 simons
/* $Id: siemens.h,v 1.1.1.1 2001-09-10 07:44:19 simons Exp $
2
 *
3
 * siemens.h   ISAC and HSCX spezific Macros
4
 *
5
 * Author       Karsten Keil (keil@temic-ech.spacenet.de)
6
 *
7
 *
8
 * $Log: not supported by cvs2svn $
9
 * Revision 1.1.1.1  2001/07/02 17:58:32  simons
10
 * Initial revision
11
 *
12
 * Revision 1.4  1997/01/21 22:24:33  keil
13
 * cleanups
14
 *
15
 * Revision 1.3  1996/12/08 19:48:34  keil
16
 * adding Monitor channel registers
17
 *
18
 * Revision 1.2  1996/10/27 22:24:00  keil
19
 * HSCX version code removed
20
 *
21
 * Revision 1.1  1996/10/12 21:39:39  keil
22
 * Initial revision
23
 *
24
 *
25
*/
26
 
27
 
28
/* All Registers without FIFOs (original Siemens Spec - 20 hex) */
29
 
30
#define ISAC_MASK 0x0
31
#define ISAC_ISTA 0x0
32
#define ISAC_STAR 0x1
33
#define ISAC_CMDR 0x1
34
#define ISAC_EXIR 0x4
35
#define ISAC_RBCH 0xa
36
#define ISAC_ADF2 0x19
37
#define ISAC_SPCR 0x10
38
#define ISAC_ADF1 0x18
39
#define ISAC_CIR0 0x11
40
#define ISAC_CIX0 0x11
41
#define ISAC_STCR 0x17
42
#define ISAC_MODE 0x2
43
#define ISAC_RSTA 0x7
44
#define ISAC_RBCL 0x5
45
#define ISAC_TIMR 0x3
46
#define ISAC_SQXR 0x1b
47
#define ISAC_MOSR 0x1a
48
#define ISAC_MOCR 0x1a
49
#define ISAC_MOR0 0x12
50
#define ISAC_MOX0 0x12
51
#define ISAC_MOR1 0x14
52
#define ISAC_MOX1 0x14
53
 
54
#define HSCX_ISTA 0x0
55
#define HSCX_CCR1 0xf
56
#define HSCX_CCR2 0xc
57
#define HSCX_TSAR 0x11
58
#define HSCX_TSAX 0x10
59
#define HSCX_XCCR 0x12
60
#define HSCX_RCCR 0x13
61
#define HSCX_MODE 0x2
62
#define HSCX_CMDR 0x1
63
#define HSCX_EXIR 0x4
64
#define HSCX_XAD1 0x4
65
#define HSCX_XAD2 0x5
66
#define HSCX_RAH2 0x7
67
#define HSCX_RSTA 0x7
68
#define HSCX_TIMR 0x3
69
#define HSCX_STAR 0x1
70
#define HSCX_RBCL 0x5
71
#define HSCX_XBCH 0xd
72
#define HSCX_VSTR 0xe
73
#define HSCX_RLCR 0xe
74
#define HSCX_MASK 0x0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.