OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] [uclinux/] [uClinux-2.0.x/] [include/] [asm-or32/] [board.h] - Blame information for rev 988

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 666 simons
 
2
#ifndef _ASM_OR32_BOARH_H
3
#define _ASM_OR32_BOARH_H 
4
 
5 764 simons
/* System clock frequecy */
6
#define SYS_CLK         25000000
7
 
8 666 simons
/* Memory organization */
9
#define SRAM_BASE_ADD   0x00000000
10 988 simons
#define FLASH_BASE_ADD  0xf0000000
11 666 simons
 
12
/* Devices base address */
13 753 simons
#define UART_BASE_ADD   0x90000000
14 988 simons
#define MC_BASE_ADD     0x93000000
15
#define CRT_BASE_ADD    0x97000000
16 753 simons
#define FBMEM_BASE_ADD  0xa8000000
17 988 simons
#define ETH_BASE_ADD    0x92000000
18
#define KBD_BASE_ADD      0x94000000
19 666 simons
 
20
/* Define this if you want to use I and/or D cache */
21 681 simons
#define ICACHE          0
22
#define DCACHE          0
23 666 simons
 
24
#define IC_SIZE         4096
25
#define IC_LINE         16
26
#define DC_SIZE         4096
27
#define DC_LINE         16
28
 
29
/* Define this if you want to use I and/or D MMU */
30
#define IMMU                        0
31 681 simons
#define DMMU                        0
32 666 simons
 
33
#define DMMU_SET_NB                 64
34
#define DMMU_PAGE_ADD_BITS          13      /* 13 for 8k, 12 for 4k page size */
35
#define DMMU_PAGE_ADD_MASK          0x3fff  /* 0x3fff for 8k, 0x1fff for 4k page size */
36
#define DMMU_SET_ADD_MASK           0x3f    /* 0x3f for, 64 0x7f for 128 nuber of sets */
37
#define IMMU_SET_NB                 64
38
#define IMMU_PAGE_ADD_BITS          13      /* 13 for 8k, 12 for 4k page size */
39
#define IMMU_PAGE_ADD_MASK          0x3fff  /* 0x3fff for 8k, 0x1fff for 4k page size */
40
#define IMMU_SET_ADD_MASK           0x3f    /* 0x3f for, 64 0x7f for 128 nuber of sets */
41
 
42
 
43
/* Define this if you are using MC */
44 753 simons
#define MC_INIT         1
45 666 simons
 
46 753 simons
/* Memory controller initialize values */
47
#define MC_CSR_VAL      0x0B000300
48 988 simons
#define MC_MASK_VAL     0x000003f0
49
#define FLASH_TMS_VAL   0x00000103
50 753 simons
#define SDRAM_BASE_ADD  0x00000000
51 988 simons
#define SDRAM_TMS_VAL   0x19220057
52 753 simons
 
53 743 simons
/* Define ethernet MAC address */
54
#define MACADDR0        0x00
55
#define MACADDR1        0x01
56
#define MACADDR2        0x02
57
#define MACADDR3        0x03
58
#define MACADDR4        0x04
59
#define MACADDR5        0x05
60
 
61 666 simons
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.