OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [arm/] [Kconfig-nommu] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
#
2
# Kconfig for uClinux(non-paged MM) depend configurations
3
# Hyok S. Choi 
4
#
5
 
6
config SET_MEM_PARAM
7
        bool "Set flash/sdram size and base addr"
8
        help
9
         Say Y to manually set the base addresses and sizes.
10
         otherwise, the default values are assigned.
11
 
12
config DRAM_BASE
13
        hex '(S)DRAM Base Address' if SET_MEM_PARAM
14
        default 0x00800000
15
 
16
config DRAM_SIZE
17
        hex '(S)DRAM SIZE' if SET_MEM_PARAM
18
        default 0x00800000
19
 
20
config FLASH_MEM_BASE
21
        hex 'FLASH Base Address' if SET_MEM_PARAM
22
        default 0x00400000
23
 
24
config FLASH_SIZE
25
        hex 'FLASH Size' if SET_MEM_PARAM
26
        default 0x00400000
27
 
28
config PROCESSOR_ID
29
        hex 'Hard wire the processor ID'
30
        default 0x00007700
31
        depends on !CPU_CP15
32
        help
33
          If processor has no CP15 register, this processor ID is
34
          used instead of the auto-probing which utilizes the register.
35
 
36
config REMAP_VECTORS_TO_RAM
37
        bool 'Install vectors to the begining of RAM' if DRAM_BASE
38
        depends on DRAM_BASE
39
        help
40
          The kernel needs to change the hardware exception vectors.
41
          In nommu mode, the hardware exception vectors are normally
42
          placed at address 0x00000000. However, this region may be
43
          occupied by read-only memory depending on H/W design.
44
 
45
          If the region contains read-write memory, say 'n' here.
46
 
47
          If your CPU provides a remap facility which allows the exception
48
          vectors to be mapped to writable memory, say 'n' here.
49
 
50
          Otherwise, say 'y' here.  In this case, the kernel will require
51
          external support to redirect the hardware exception vectors to
52
          the writable versions located at DRAM_BASE.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.