OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [arm/] [mm/] [abort-ev4.S] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
#include 
2
#include 
3
/*
4
 * Function: v4_early_abort
5
 *
6
 * Params  : r2 = address of aborted instruction
7
 *         : r3 = saved SPSR
8
 *
9
 * Returns : r0 = address of abort
10
 *         : r1 = FSR, bit 11 = write
11
 *         : r2-r8 = corrupted
12
 *         : r9 = preserved
13
 *         : sp = pointer to registers
14
 *
15
 * Purpose : obtain information about current aborted instruction.
16
 * Note: we read user space.  This means we might cause a data
17
 * abort here if the I-TLB and D-TLB aren't seeing the same
18
 * picture.  Unfortunately, this does happen.  We live with it.
19
 */
20
        .align  5
21
ENTRY(v4_early_abort)
22
        mrc     p15, 0, r1, c5, c0, 0           @ get FSR
23
        mrc     p15, 0, r0, c6, c0, 0           @ get FAR
24
        ldr     r3, [r2]                        @ read aborted ARM instruction
25
        bic     r1, r1, #1 << 11 | 1 << 10      @ clear bits 11 and 10 of FSR
26
        tst     r3, #1 << 20			@ L = 1 -> write?
27
        orreq   r1, r1, #1 << 11                @ yes.
28
        mov     pc, lr
29
 
30
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.