OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [mips/] [au1000/] [mtx-1/] [board_setup.c] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
/*
2
 *
3
 * BRIEF MODULE DESCRIPTION
4
 *      4G Systems MTX-1 board setup.
5
 *
6
 * Copyright 2003 MontaVista Software Inc.
7
 * Author: MontaVista Software, Inc.
8
 *              ppopov@mvista.com or source@mvista.com
9
 *         Bruno Randolf <bruno.randolf@4g-systems.biz>
10
 *
11
 *  This program is free software; you can redistribute  it and/or modify it
12
 *  under  the terms of  the GNU General  Public License as published by the
13
 *  Free Software Foundation;  either version 2 of the  License, or (at your
14
 *  option) any later version.
15
 *
16
 *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS'' AND   ANY  EXPRESS OR IMPLIED
17
 *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF
18
 *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN
19
 *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,
20
 *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
21
 *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF
22
 *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
23
 *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT
24
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
25
 *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26
 *
27
 *  You should have received a copy of the  GNU General Public License along
28
 *  with this program; if not, write  to the Free Software Foundation, Inc.,
29
 *  675 Mass Ave, Cambridge, MA 02139, USA.
30
 */
31
#include <linux/init.h>
32
#include <linux/sched.h>
33
#include <linux/ioport.h>
34
#include <linux/mm.h>
35
#include <linux/console.h>
36
#include <linux/delay.h>
37
 
38
#include <asm/cpu.h>
39
#include <asm/bootinfo.h>
40
#include <asm/irq.h>
41
#include <asm/mipsregs.h>
42
#include <asm/reboot.h>
43
#include <asm/pgtable.h>
44
#include <asm/mach-au1x00/au1000.h>
45
 
46
extern int (*board_pci_idsel)(unsigned int devsel, int assert);
47
int    mtx1_pci_idsel(unsigned int devsel, int assert);
48
 
49
void board_reset(void)
50
{
51
        /* Hit BCSR.SYSTEM_CONTROL[SW_RST] */
52
        au_writel(0x00000000, 0xAE00001C);
53
}
54
 
55
void __init board_setup(void)
56
{
57
#if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
58
        // enable USB power switch
59
        au_writel( au_readl(GPIO2_DIR) | 0x10, GPIO2_DIR );
60
        au_writel( 0x100000, GPIO2_OUTPUT );
61
#endif /* defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE) */
62
 
63
#ifdef CONFIG_PCI
64
#if defined(__MIPSEB__)
65
        au_writel(0xf | (2<<6) | (1<<4), Au1500_PCI_CFG);
66
#else
67
        au_writel(0xf, Au1500_PCI_CFG);
68
#endif
69
#endif
70
 
71
        // initialize sys_pinfunc:
72
        au_writel( SYS_PF_NI2, SYS_PINFUNC );
73
 
74
        // initialize GPIO
75
        au_writel( 0xFFFFFFFF, SYS_TRIOUTCLR );
76
        au_writel( 0x00000001, SYS_OUTPUTCLR ); // set M66EN (PCI 66MHz) to OFF
77
        au_writel( 0x00000008, SYS_OUTPUTSET ); // set PCI CLKRUN# to OFF
78
        au_writel( 0x00000002, SYS_OUTPUTSET ); // set EXT_IO3 ON
79
        au_writel( 0x00000020, SYS_OUTPUTCLR ); // set eth PHY TX_ER to OFF
80
 
81
        // enable LED and set it to green
82
        au_writel( au_readl(GPIO2_DIR) | 0x1800, GPIO2_DIR );
83
        au_writel( 0x18000800, GPIO2_OUTPUT );
84
 
85
        board_pci_idsel = mtx1_pci_idsel;
86
 
87
        printk("4G Systems MTX-1 Board\n");
88
}
89
 
90
int
91
mtx1_pci_idsel(unsigned int devsel, int assert)
92
{
93
#define MTX_IDSEL_ONLY_0_AND_3 0
94
#if MTX_IDSEL_ONLY_0_AND_3
95
       if (devsel != 0 && devsel != 3) {
96
               printk("*** not 0 or 3\n");
97
               return 0;
98
       }
99
#endif
100
 
101
       if (assert && devsel != 0) {
102
               // supress signal to cardbus
103
               au_writel( 0x00000002, SYS_OUTPUTCLR ); // set EXT_IO3 OFF
104
       }
105
       else {
106
               au_writel( 0x00000002, SYS_OUTPUTSET ); // set EXT_IO3 ON
107
       }
108
       au_sync_udelay(1);
109
       return 1;
110
}
111
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.