OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [mips/] [mipssim/] [Makefile] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
#
2
# Copyright (C) 2005 MIPS Technologies, Inc.  All rights reserved.
3
# Copyright (C) 2007 MIPS Technologies, Inc.
4
#   written by Ralf Baechle (ralf@linux-mips.org)
5
#
6
# This program is free software; you can distribute it and/or modify it
7
# under the terms of the GNU General Public License (Version 2) as
8
# published by the Free Software Foundation.
9
#
10
# This program is distributed in the hope it will be useful, but WITHOUT
11
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13
# for more details.
14
#
15
# You should have received a copy of the GNU General Public License along
16
# with this program; if not, write to the Free Software Foundation, Inc.,
17
# 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
18
#
19
 
20
obj-y := sim_platform.o sim_setup.o sim_mem.o sim_time.o sim_int.o \
21
         sim_cmdline.o
22
 
23
obj-$(CONFIG_EARLY_PRINTK) += sim_console.o
24
obj-$(CONFIG_SMP) += sim_smp.o
25
 
26
EXTRA_CFLAGS += -Werror

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.