OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [mips/] [mipssim/] [sim_console.c] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
/*
2
 *  This program is free software; you can distribute it and/or modify it
3
 *  under the terms of the GNU General Public License (Version 2) as
4
 *  published by the Free Software Foundation.
5
 *
6
 *  This program is distributed in the hope it will be useful, but WITHOUT
7
 *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
8
 *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
9
 *  for more details.
10
 *
11
 *  You should have received a copy of the GNU General Public License along
12
 *  with this program; if not, write to the Free Software Foundation, Inc.,
13
 *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
14
 *
15
 * Carsten Langgaard, carstenl@mips.com
16
 * Copyright (C) 1999,2000 MIPS Technologies, Inc.  All rights reserved.
17
 * Copyright (C) 2007 MIPS Technologies, Inc.
18
 *   written by Ralf Baechle
19
 */
20
#include <linux/init.h>
21
#include <linux/io.h>
22
#include <linux/serial_reg.h>
23
 
24
static inline unsigned int serial_in(int offset)
25
{
26
        return inb(0x3f8 + offset);
27
}
28
 
29
static inline void serial_out(int offset, int value)
30
{
31
        outb(value, 0x3f8 + offset);
32
}
33
 
34
void __init prom_putchar(char c)
35
{
36
        while ((serial_in(UART_LSR) & UART_LSR_THRE) == 0)
37
                ;
38
 
39
        serial_out(UART_TX, c);
40
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.