OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [mips/] [sgi-ip27/] [ip27-console.c] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
/*
2
 * This file is subject to the terms and conditions of the GNU General Public
3
 * License.  See the file "COPYING" in the main directory of this archive
4
 * for more details.
5
 *
6
 * Copyright (C) 2001, 2002 Ralf Baechle
7
 */
8
#include <linux/init.h>
9
 
10
#include <asm/page.h>
11
#include <asm/semaphore.h>
12
#include <asm/sn/addrs.h>
13
#include <asm/sn/sn0/hub.h>
14
#include <asm/sn/klconfig.h>
15
#include <asm/sn/ioc3.h>
16
#include <asm/sn/sn_private.h>
17
 
18
#include <linux/serial.h>
19
#include <linux/serial_core.h>
20
 
21
#define IOC3_CLK        (22000000 / 3)
22
#define IOC3_FLAGS      (0)
23
 
24
static inline struct ioc3_uartregs *console_uart(void)
25
{
26
        struct ioc3 *ioc3;
27
        nasid_t nasid;
28
 
29
        nasid = (master_nasid == INVALID_NASID) ? get_nasid() : master_nasid;
30
        ioc3 = (struct ioc3 *)KL_CONFIG_CH_CONS_INFO(nasid)->memory_base;
31
 
32
        return &ioc3->sregs.uarta;
33
}
34
 
35
void __init prom_putchar(char c)
36
{
37
        struct ioc3_uartregs *uart = console_uart();
38
 
39
        while ((uart->iu_lsr & 0x20) == 0);
40
        uart->iu_thr = c;
41
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.