OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [mips/] [sgi-ip27/] [ip27-init.c] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
/*
2
 * This file is subject to the terms and conditions of the GNU General
3
 * Public License.  See the file "COPYING" in the main directory of this
4
 * archive for more details.
5
 *
6
 * Copyright (C) 2000 - 2001 by Kanoj Sarcar (kanoj@sgi.com)
7
 * Copyright (C) 2000 - 2001 by Silicon Graphics, Inc.
8
 */
9
#include <linux/kernel.h>
10
#include <linux/init.h>
11
#include <linux/sched.h>
12
#include <linux/mm.h>
13
#include <linux/module.h>
14
#include <linux/cpumask.h>
15
#include <asm/cpu.h>
16
#include <asm/io.h>
17
#include <asm/pgtable.h>
18
#include <asm/time.h>
19
#include <asm/sn/types.h>
20
#include <asm/sn/sn0/addrs.h>
21
#include <asm/sn/sn0/hubni.h>
22
#include <asm/sn/sn0/hubio.h>
23
#include <asm/sn/klconfig.h>
24
#include <asm/sn/ioc3.h>
25
#include <asm/mipsregs.h>
26
#include <asm/sn/gda.h>
27
#include <asm/sn/hub.h>
28
#include <asm/sn/intr.h>
29
#include <asm/current.h>
30
#include <asm/smp.h>
31
#include <asm/processor.h>
32
#include <asm/mmu_context.h>
33
#include <asm/thread_info.h>
34
#include <asm/sn/launch.h>
35
#include <asm/sn/sn_private.h>
36
#include <asm/sn/sn0/ip27.h>
37
#include <asm/sn/mapped_kernel.h>
38
 
39
#define CPU_NONE                (cpuid_t)-1
40
 
41
static DECLARE_BITMAP(hub_init_mask, MAX_COMPACT_NODES);
42
nasid_t master_nasid = INVALID_NASID;
43
 
44
cnodeid_t       nasid_to_compact_node[MAX_NASIDS];
45
nasid_t         compact_to_nasid_node[MAX_COMPACT_NODES];
46
cnodeid_t       cpuid_to_compact_node[MAXCPUS];
47
 
48
EXPORT_SYMBOL(nasid_to_compact_node);
49
 
50
struct cpuinfo_ip27 sn_cpu_info[NR_CPUS];
51
EXPORT_SYMBOL_GPL(sn_cpu_info);
52
 
53
extern void pcibr_setup(cnodeid_t);
54
 
55
extern void xtalk_probe_node(cnodeid_t nid);
56
 
57
static void __init per_hub_init(cnodeid_t cnode)
58
{
59
        struct hub_data *hub = hub_data(cnode);
60
        nasid_t nasid = COMPACT_TO_NASID_NODEID(cnode);
61
        int i;
62
 
63
        cpu_set(smp_processor_id(), hub->h_cpus);
64
 
65
        if (test_and_set_bit(cnode, hub_init_mask))
66
                return;
67
        /*
68
         * Set CRB timeout at 5ms, (< PI timeout of 10ms)
69
         */
70
        REMOTE_HUB_S(nasid, IIO_ICTP, 0x800);
71
        REMOTE_HUB_S(nasid, IIO_ICTO, 0xff);
72
 
73
        hub_rtc_init(cnode);
74
        xtalk_probe_node(cnode);
75
 
76
#ifdef CONFIG_REPLICATE_EXHANDLERS
77
        /*
78
         * If this is not a headless node initialization,
79
         * copy over the caliased exception handlers.
80
         */
81
        if (get_compact_nodeid() == cnode) {
82
                extern char except_vec2_generic, except_vec3_generic;
83
                extern void build_tlb_refill_handler(void);
84
 
85
                memcpy((void *)(CKSEG0 + 0x100), &except_vec2_generic, 0x80);
86
                memcpy((void *)(CKSEG0 + 0x180), &except_vec3_generic, 0x80);
87
                build_tlb_refill_handler();
88
                memcpy((void *)(CKSEG0 + 0x100), (void *) CKSEG0, 0x80);
89
                memcpy((void *)(CKSEG0 + 0x180), &except_vec3_generic, 0x100);
90
                __flush_cache_all();
91
        }
92
#endif
93
 
94
        /*
95
         * Some interrupts are reserved by hardware or by software convention.
96
         * Mark these as reserved right away so they won't be used accidently
97
         * later.
98
         */
99
        for (i = 0; i <= BASE_PCI_IRQ; i++) {
100
                __set_bit(i, hub->irq_alloc_mask);
101
                LOCAL_HUB_CLR_INTR(INT_PEND0_BASELVL + i);
102
        }
103
 
104
        __set_bit(IP_PEND0_6_63, hub->irq_alloc_mask);
105
        LOCAL_HUB_S(PI_INT_PEND_MOD, IP_PEND0_6_63);
106
 
107
        for (i = NI_BRDCAST_ERR_A; i <= MSC_PANIC_INTR; i++) {
108
                __set_bit(i, hub->irq_alloc_mask);
109
                LOCAL_HUB_CLR_INTR(INT_PEND1_BASELVL + i);
110
        }
111
}
112
 
113
void __cpuinit per_cpu_init(void)
114
{
115
        int cpu = smp_processor_id();
116
        int slice = LOCAL_HUB_L(PI_CPU_NUM);
117
        cnodeid_t cnode = get_compact_nodeid();
118
        struct hub_data *hub = hub_data(cnode);
119
        struct slice_data *si = hub->slice + slice;
120
        int i;
121
 
122
        if (test_and_set_bit(slice, &hub->slice_map))
123
                return;
124
 
125
        clear_c0_status(ST0_IM);
126
 
127
        per_hub_init(cnode);
128
 
129
        for (i = 0; i < LEVELS_PER_SLICE; i++)
130
                si->level_to_irq[i] = -1;
131
 
132
        /*
133
         * We use this so we can find the local hub's data as fast as only
134
         * possible.
135
         */
136
        cpu_data[cpu].data = si;
137
 
138
        cpu_time_init();
139
        install_ipi();
140
 
141
        /* Install our NMI handler if symmon hasn't installed one. */
142
        install_cpu_nmi_handler(cputoslice(cpu));
143
 
144
        set_c0_status(SRB_DEV0 | SRB_DEV1);
145
}
146
 
147
/*
148
 * get_nasid() returns the physical node id number of the caller.
149
 */
150
nasid_t
151
get_nasid(void)
152
{
153
        return (nasid_t)((LOCAL_HUB_L(NI_STATUS_REV_ID) & NSRI_NODEID_MASK)
154
                         >> NSRI_NODEID_SHFT);
155
}
156
 
157
/*
158
 * Map the physical node id to a virtual node id (virtual node ids are contiguous).
159
 */
160
cnodeid_t get_compact_nodeid(void)
161
{
162
        return NASID_TO_COMPACT_NODEID(get_nasid());
163
}
164
 
165
/* Extracted from the IOC3 meta driver.  FIXME.  */
166
static inline void ioc3_sio_init(void)
167
{
168
        struct ioc3 *ioc3;
169
        nasid_t nid;
170
        long loops;
171
 
172
        nid = get_nasid();
173
        ioc3 = (struct ioc3 *) KL_CONFIG_CH_CONS_INFO(nid)->memory_base;
174
 
175
        ioc3->sscr_a = 0;                        /* PIO mode for uarta.  */
176
        ioc3->sscr_b = 0;                        /* PIO mode for uartb.  */
177
        ioc3->sio_iec = ~0;
178
        ioc3->sio_ies = (SIO_IR_SA_INT | SIO_IR_SB_INT);
179
 
180
        loops=1000000; while(loops--);
181
        ioc3->sregs.uarta.iu_fcr = 0;
182
        ioc3->sregs.uartb.iu_fcr = 0;
183
        loops=1000000; while(loops--);
184
}
185
 
186
static inline void ioc3_eth_init(void)
187
{
188
        struct ioc3 *ioc3;
189
        nasid_t nid;
190
 
191
        nid = get_nasid();
192
        ioc3 = (struct ioc3 *) KL_CONFIG_CH_CONS_INFO(nid)->memory_base;
193
 
194
        ioc3->eier = 0;
195
}
196
 
197
extern void ip27_reboot_setup(void);
198
 
199
void __init plat_mem_setup(void)
200
{
201
        hubreg_t p, e, n_mode;
202
        nasid_t nid;
203
 
204
        ip27_reboot_setup();
205
 
206
        /*
207
         * hub_rtc init and cpu clock intr enabled for later calibrate_delay.
208
         */
209
        nid = get_nasid();
210
        printk("IP27: Running on node %d.\n", nid);
211
 
212
        p = LOCAL_HUB_L(PI_CPU_PRESENT_A) & 1;
213
        e = LOCAL_HUB_L(PI_CPU_ENABLE_A) & 1;
214
        printk("Node %d has %s primary CPU%s.\n", nid,
215
               p ? "a" : "no",
216
               e ? ", CPU is running" : "");
217
 
218
        p = LOCAL_HUB_L(PI_CPU_PRESENT_B) & 1;
219
        e = LOCAL_HUB_L(PI_CPU_ENABLE_B) & 1;
220
        printk("Node %d has %s secondary CPU%s.\n", nid,
221
               p ? "a" : "no",
222
               e ? ", CPU is running" : "");
223
 
224
        /*
225
         * Try to catch kernel missconfigurations and give user an
226
         * indication what option to select.
227
         */
228
        n_mode = LOCAL_HUB_L(NI_STATUS_REV_ID) & NSRI_MORENODES_MASK;
229
        printk("Machine is in %c mode.\n", n_mode ? 'N' : 'M');
230
#ifdef CONFIG_SGI_SN_N_MODE
231
        if (!n_mode)
232
                panic("Kernel compiled for M mode.");
233
#else
234
        if (n_mode)
235
                panic("Kernel compiled for N mode.");
236
#endif
237
 
238
        ioc3_sio_init();
239
        ioc3_eth_init();
240
        per_cpu_init();
241
 
242
        set_io_port_base(IO_BASE);
243
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.