URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [or32/] [Kconfig] - Blame information for rev 7

Details | Compare with Previous | View Log


#
# For a description of the syntax of this configuration file,
# see Documentation/kbuild/config-language.txt.
#
 
mainmenu "Linux/or32 Kernel Configuration"
 
config MMU
        bool
        default y
 
config ZONE_DMA
        bool
        default y
 
config UID16
        bool
        default y
 
config RWSEM_GENERIC_SPINLOCK
        bool
        default y
 
config GENERIC_CALIBRATE_DELAY
        bool
        default y
 
config RWSEM_XCHGADD_ALGORITHM
        bool
        default n
 
config GENERIC_HWEIGHT
        bool
        default y
 
config SCHED_NO_NO_OMIT_FRAME_POINTER
        bool
        default y
 
source "init/Kconfig"
 
config OR32
        bool
        default y
 
menu "Processor type and features"
 
choice
        prompt "Subarchitecture/SoC type"
        default OR32_MARVIN
 
config  OR32_MARVIN
        bool "or1200/Marvin"
        help
          Marvin SoC
 
          revision 0 prototype hardware implementation
 
 
config OR32_HIGHLAND
        bool "or1200/Highland"
        help
          Highland SoC
 
          revision 1
 
config OR32_GENERIC
        bool "or1200/Generic"
        help
          Generic or1200 platform
 
endchoice
 
 
config OR32_SYS_CLK
        int "System clock frequency [MHz]"
        default 100
 
config OR32_MEMORY_SIZE
        hex "System memory size [hex, bytes]"
        default 01000000
 
config OR32_RESERVED_MEM_SIZE
        hex "Reserved memory size [hex, bytes]"
        default 0
        help
          Amount of memory (in bytes) that will be left unused by Linux
          starting from MEMORY_SIZE-RESERVED_MEM_SIZE and ending at
          MEMORY_SIZE.
 
config OR32_FLASH_BOOT
        bool "Boot from FLASH"
        default n
        help
          This alows you have support for extreamly simple bootloader
          in the kernel. It will just copy kernel image from FLASH to RAM and
          start executing it.
 
config HIGHMEM
        bool "High memory support"
 
source kernel/Kconfig.hz
source kernel/Kconfig.preempt
source "mm/Kconfig"
 
#
# Define implied and generic SoC options
#
 
config OR32_MC_VERSION
        int "Memory Controler Version (1 or 2)" if OR32_GENERIC
        range 1 2
        default "1" if OR32_MARVIN || OR32_GENERIC
        default "2" if OR32_HIGHLAND
 
config OR32_MC_INIT
        bool "Initilaze memory controler" if OR32_GENERIC
        default n
        ---help---
          This option controls memory controler initizalization
 
          When using bootloader, memory controler initialization is
          usualy done by boot the bootloader. Memory timings might not
          be ideal, so if you know the right timings it woun't hurt to
          enable it.
 
          If booting directly from flash you need to enable this option
          and if neccessery provide memory timings.
 
config OR32_HIGHLAND_DEFAULT_MEMORY_TIMINGS
        bool "Default Highland memory timings" if OR32_MC_INIT
        default n
        ---help---
          If you have Highland board with Micron MT48LC16M16A2 TC 75D
          memory than choose this option.
 
config OR32_GENERIC_MEMORY_TIMINGS
        bool "Specify memory timings" if OR32_MC_INIT
        default n
        ---help---
          This option allows you to specify memory timings for SDRAm & FLASH
 
source "arch/or32/Kconfig.mc2"
 
config OR32_ICACHE_ENABLED
        bool "Enable iCACHE"
        default n
 
config OR32_IC_SIZE
        int "iCACHE size [bytes]" if OR32_ICACHE_ENABLED
        default 8192 if OR32_ICACHE_ENABLED
        default 8192 if !OR32_ICACHE_ENABLED
 
config OR32_IC_LINE
        int "iCACHE line size [bytes]" if OR32_ICACHE_ENABLED
        default 16 if OR32_ICACHE_ENABLED
        default 16 if !OR32_ICACHE_ENABLED
 
config OR32_DCACHE_ENABLED
        bool "Enable dCACHE"
        default n
 
config OR32_DC_SIZE
        int "dCACHE size [bytes]" if OR32_DCACHE_ENABLED
        default 8192 if OR32_DCACHE_ENABLED
        default 8192 if !OR32_DCACHE_ENABLED
 
config OR32_DC_LINE
        int "dCACHE line size [bytes]" if OR32_DCACHE_ENABLED
        default 16 if OR32_DCACHE_ENABLED
        default 16 if !OR32_DCACHE_ENABLED
 
config OR32_ITLB_ENTRIES
        int "Number of iTLB entries" if OR32_GENERIC
        default "64"
 
config OR32_DTLB_ENTRIES
        int "Number of dTLB entries" if OR32_GENERIC
        default "64"
 
config OR32_NO_SPR_SR_DSX
        bool "use SPR_SR_DSX software emulation" if OR32_GENERIC
        default y
        help
          SPR_SR_DSX bit is status register bit indicating whether
          the last exception has happened in delay slot.
 
          OpenRISC architecture makes it optional to have it implemented
          in hardware, and Marvin and Highland SoC do not have it.
 
          Say N here if you know that your OpenRISC processor has
          SPR_SR_DSX bit implemented. Say Y if you are unsure.
 
 
config OR32_ANONYMOUS
        bool "Enable anonymity"
        default n
 
menu "Debuging options"
 
config DEBUG_STACKOVERFLOW
        bool "Check for kernel stack overflow"
        default y
        help
          Make extra checks for space avaliable on stack in some
          critical functions. This will cause kernel to run a bit slower,
          but will catch most of kernel stack overruns and exit gracefuly.
 
          Say Y if you are unsure.
 
config OR32_GUARD_PROTECTED_CORE
        bool "Write protect read only part of kernel"
        default y
        help
          Write to .text or .rodata sections is most probably kernel bug.
          Enabling this will cause an oops at the instruction that tries to
          corrupt kernel.
 
          This has no performance implication but should help locating bugs.
 
          Say Y if you are unsure.
 
config JUMP_UPON_UNHANDLED_EXCEPTION
        bool "Try to die gracefully"
        default y
        help
          Now this puts kernel into infinite loop after first oops. Till
          your kernel crashes this doesn't have any influence.
 
          Say Y if you are unsure.
 
config OR32_EXCEPTION_DEBUG
        bool "Print processor state at each exception"
        default n
        help
          This option will make your kernel unusable for all but kernel
          debugging.
 
          Say N if you are unsure.
 
config OR32_ESR_EXCEPTION_BUG_CHECK
        bool "Check for possible ESR exception bug"
        default n
        help
          This option enables some checks that might expose some problems
          in kernel.
 
          Say N if you are unsure.
 
endmenu
 
endmenu
 
 
# OpenRISC specific drivers
 
menu "OpenRISC specific drivers"
 
source "arch/or32/drivers/Kconfig"
 
endmenu
 
menu "Bus options"
 
config PCI
        bool "PCI support"
        default n
        help
          Find out whether your system includes a PCI bus. PCI is the name of
          a bus system, i.e. the way the CPU talks to the other stuff inside
          your box.  If you say Y here, the kernel will include drivers and
          infrastructure code to support PCI bus devices.
 
config PCI_DOMAINS
        bool
        default PCI
 
source "drivers/pci/Kconfig"
 
source "drivers/pcmcia/Kconfig"
 
endmenu
 
menu "Executable file formats"
 
source "fs/Kconfig.binfmt"
 
endmenu
 
source "net/Kconfig"
 
source "drivers/Kconfig"
 
source "fs/Kconfig"
 
source "security/Kconfig"
 
source "crypto/Kconfig"
 
source "lib/Kconfig"
 
menu "Kernel hacking"
 
source "lib/Kconfig.debug"
 
endmenu

Browse

Tools

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [or32/] [Kconfig] - Blame information for rev 7

Line No.	Rev	Author	Line
1	7	xianfeng	`#`
2			`# For a description of the syntax of this configuration file,`
3			`# see Documentation/kbuild/config-language.txt.`
4			`#`
5
6			`mainmenu "Linux/or32 Kernel Configuration"`
7
8			`config MMU`
9			`bool`
10			`default y`
11
12			`config ZONE_DMA`
13			`bool`
14			`default y`
15
16			`config UID16`
17			`bool`
18			`default y`
19
20			`config RWSEM_GENERIC_SPINLOCK`
21			`bool`
22			`default y`
23
24			`config GENERIC_CALIBRATE_DELAY`
25			`bool`
26			`default y`
27
28			`config RWSEM_XCHGADD_ALGORITHM`
29			`bool`
30			`default n`
31
32			`config GENERIC_HWEIGHT`
33			`bool`
34			`default y`
35
36			`config SCHED_NO_NO_OMIT_FRAME_POINTER`
37			`bool`
38			`default y`
39
40			`source "init/Kconfig"`
41
42			`config OR32`
43			`bool`
44			`default y`
45
46			`menu "Processor type and features"`
47
48			`choice`
49			`prompt "Subarchitecture/SoC type"`
50			`default OR32_MARVIN`
51
52			`config OR32_MARVIN`
53			`bool "or1200/Marvin"`
54			`help`
55			`Marvin SoC`
56
57			`revision 0 prototype hardware implementation`
58
59
60			`config OR32_HIGHLAND`
61			`bool "or1200/Highland"`
62			`help`
63			`Highland SoC`
64
65			`revision 1`
66
67			`config OR32_GENERIC`
68			`bool "or1200/Generic"`
69			`help`
70			`Generic or1200 platform`
71
72			`endchoice`
73
74
75			`config OR32_SYS_CLK`
76			`int "System clock frequency [MHz]"`
77			`default 100`
78
79			`config OR32_MEMORY_SIZE`
80			`hex "System memory size [hex, bytes]"`
81			`default 01000000`
82
83			`config OR32_RESERVED_MEM_SIZE`
84			`hex "Reserved memory size [hex, bytes]"`
85			`default 0`
86			`help`
87			`Amount of memory (in bytes) that will be left unused by Linux`
88			`starting from MEMORY_SIZE-RESERVED_MEM_SIZE and ending at`
89			`MEMORY_SIZE.`
90
91			`config OR32_FLASH_BOOT`
92			`bool "Boot from FLASH"`
93			`default n`
94			`help`
95			`This alows you have support for extreamly simple bootloader`
96			`in the kernel. It will just copy kernel image from FLASH to RAM and`
97			`start executing it.`
98
99			`config HIGHMEM`
100			`bool "High memory support"`
101
102			`source kernel/Kconfig.hz`
103			`source kernel/Kconfig.preempt`
104			`source "mm/Kconfig"`
105
106			`#`
107			`# Define implied and generic SoC options`
108			`#`
109
110			`config OR32_MC_VERSION`
111			`int "Memory Controler Version (1 or 2)" if OR32_GENERIC`
112			`range 1 2`
113			`default "1" if OR32_MARVIN \|\| OR32_GENERIC`
114			`default "2" if OR32_HIGHLAND`
115
116			`config OR32_MC_INIT`
117			`bool "Initilaze memory controler" if OR32_GENERIC`
118			`default n`
119			`---help---`
120			`This option controls memory controler initizalization`
121
122			`When using bootloader, memory controler initialization is`
123			`usualy done by boot the bootloader. Memory timings might not`
124			`be ideal, so if you know the right timings it woun't hurt to`
125			`enable it.`
126
127			`If booting directly from flash you need to enable this option`
128			`and if neccessery provide memory timings.`
129
130			`config OR32_HIGHLAND_DEFAULT_MEMORY_TIMINGS`
131			`bool "Default Highland memory timings" if OR32_MC_INIT`
132			`default n`
133			`---help---`
134			`If you have Highland board with Micron MT48LC16M16A2 TC 75D`
135			`memory than choose this option.`
136
137			`config OR32_GENERIC_MEMORY_TIMINGS`
138			`bool "Specify memory timings" if OR32_MC_INIT`
139			`default n`
140			`---help---`
141			`This option allows you to specify memory timings for SDRAm & FLASH`
142
143			`source "arch/or32/Kconfig.mc2"`
144
145			`config OR32_ICACHE_ENABLED`
146			`bool "Enable iCACHE"`
147			`default n`
148
149			`config OR32_IC_SIZE`
150			`int "iCACHE size [bytes]" if OR32_ICACHE_ENABLED`
151			`default 8192 if OR32_ICACHE_ENABLED`
152			`default 8192 if !OR32_ICACHE_ENABLED`
153
154			`config OR32_IC_LINE`
155			`int "iCACHE line size [bytes]" if OR32_ICACHE_ENABLED`
156			`default 16 if OR32_ICACHE_ENABLED`
157			`default 16 if !OR32_ICACHE_ENABLED`
158
159			`config OR32_DCACHE_ENABLED`
160			`bool "Enable dCACHE"`
161			`default n`
162
163			`config OR32_DC_SIZE`
164			`int "dCACHE size [bytes]" if OR32_DCACHE_ENABLED`
165			`default 8192 if OR32_DCACHE_ENABLED`
166			`default 8192 if !OR32_DCACHE_ENABLED`
167
168			`config OR32_DC_LINE`
169			`int "dCACHE line size [bytes]" if OR32_DCACHE_ENABLED`
170			`default 16 if OR32_DCACHE_ENABLED`
171			`default 16 if !OR32_DCACHE_ENABLED`
172
173			`config OR32_ITLB_ENTRIES`
174			`int "Number of iTLB entries" if OR32_GENERIC`
175			`default "64"`
176
177			`config OR32_DTLB_ENTRIES`
178			`int "Number of dTLB entries" if OR32_GENERIC`
179			`default "64"`
180
181			`config OR32_NO_SPR_SR_DSX`
182			`bool "use SPR_SR_DSX software emulation" if OR32_GENERIC`
183			`default y`
184			`help`
185			`SPR_SR_DSX bit is status register bit indicating whether`
186			`the last exception has happened in delay slot.`
187
188			`OpenRISC architecture makes it optional to have it implemented`
189			`in hardware, and Marvin and Highland SoC do not have it.`
190
191			`Say N here if you know that your OpenRISC processor has`
192			`SPR_SR_DSX bit implemented. Say Y if you are unsure.`
193
194
195			`config OR32_ANONYMOUS`
196			`bool "Enable anonymity"`
197			`default n`
198
199			`menu "Debuging options"`
200
201			`config DEBUG_STACKOVERFLOW`
202			`bool "Check for kernel stack overflow"`
203			`default y`
204			`help`
205			`Make extra checks for space avaliable on stack in some`
206			`critical functions. This will cause kernel to run a bit slower,`
207			`but will catch most of kernel stack overruns and exit gracefuly.`
208
209			`Say Y if you are unsure.`
210
211			`config OR32_GUARD_PROTECTED_CORE`
212			`bool "Write protect read only part of kernel"`
213			`default y`
214			`help`
215			`Write to .text or .rodata sections is most probably kernel bug.`
216			`Enabling this will cause an oops at the instruction that tries to`
217			`corrupt kernel.`
218
219			`This has no performance implication but should help locating bugs.`
220
221			`Say Y if you are unsure.`
222
223			`config JUMP_UPON_UNHANDLED_EXCEPTION`
224			`bool "Try to die gracefully"`
225			`default y`
226			`help`
227			`Now this puts kernel into infinite loop after first oops. Till`
228			`your kernel crashes this doesn't have any influence.`
229
230			`Say Y if you are unsure.`
231
232			`config OR32_EXCEPTION_DEBUG`
233			`bool "Print processor state at each exception"`
234			`default n`
235			`help`
236			`This option will make your kernel unusable for all but kernel`
237			`debugging.`
238
239			`Say N if you are unsure.`
240
241			`config OR32_ESR_EXCEPTION_BUG_CHECK`
242			`bool "Check for possible ESR exception bug"`
243			`default n`
244			`help`
245			`This option enables some checks that might expose some problems`
246			`in kernel.`
247
248			`Say N if you are unsure.`
249
250			`endmenu`
251
252			`endmenu`
253
254
255			`# OpenRISC specific drivers`
256
257			`menu "OpenRISC specific drivers"`
258
259			`source "arch/or32/drivers/Kconfig"`
260
261			`endmenu`
262
263			`menu "Bus options"`
264
265			`config PCI`
266			`bool "PCI support"`
267			`default n`
268			`help`
269			`Find out whether your system includes a PCI bus. PCI is the name of`
270			`a bus system, i.e. the way the CPU talks to the other stuff inside`
271			`your box. If you say Y here, the kernel will include drivers and`
272			`infrastructure code to support PCI bus devices.`
273
274			`config PCI_DOMAINS`
275			`bool`
276			`default PCI`
277
278			`source "drivers/pci/Kconfig"`
279
280			`source "drivers/pcmcia/Kconfig"`
281
282			`endmenu`
283
284			`menu "Executable file formats"`
285
286			`source "fs/Kconfig.binfmt"`
287
288			`endmenu`
289
290			`source "net/Kconfig"`
291
292			`source "drivers/Kconfig"`
293
294			`source "fs/Kconfig"`
295
296			`source "security/Kconfig"`
297
298			`source "crypto/Kconfig"`
299
300			`source "lib/Kconfig"`
301
302			`menu "Kernel hacking"`
303
304			`source "lib/Kconfig.debug"`
305
306			`endmenu`