OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [or32/] [Kconfig.mc2] - Blame information for rev 7

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 xianfeng
menu "Memory Controler 2 timings"
2
        depends on OR32_GENERIC && OR32_GENERIC_MEMORY_TIMINGS
3
 
4
      #
5
      # FLASH timings: worst cases in ns, from data sheets
6
 
7
config OR32_FLASH_WA_TIME
8
        int "Flash Write Access Time [ns]"
9
        default 50
10
 
11
config OR32_FLASH_WE_DELAY
12
        int "Flash Write Enable Delay [ns]"
13
        default 0
14
 
15
config OR32_FLASH_WH_TIME
16
        int "Flash Write Hold Time [ns]"
17
        default 0
18
 
19
config OR32_FLASH_RA_TIME
20
        int "Flash Read Access Time [ns]"
21
        default 95
22
 
23
config OR32_FLASH_PRA_TIME
24
        int "Flash Page Read Access Time [ns]"
25
        default 25
26
 
27
config OR32_FLASH_RT_TIME
28
        int "Flash Read Turnaround Time [ns]"
29
        default 24
30
 
31
      #
32
      # SDRAM timings: worst cases in ns, from data sheets
33
 
34
config OR32_SDRAM_tRCD
35
        int "SDRAM tRCD [ns]"
36
        default 23
37
 
38
config OR32_SDRAM_tWR
39
        int "SDRAM tWR [ns]"
40
        default 20
41
 
42
config OR32_SDRAM_tRC
43
        int "SDRAM tRC [ns]"
44
        default 60
45
 
46
config OR32_SDRAM_tRFC
47
        int "SDRAM tRFC (sometimes the same as tRC) [ns]"
48
        default 60
49
 
50
config OR32_SDRAM_tRAS
51
        int "SDRAM tRAS (use the worst case minimal value) [ns]"
52
        default 50
53
 
54
config OR32_SDRAM_tRP
55
        int "SDRAM tRP [ns]"
56
        default 23
57
 
58
config OR32_SDRAM_tRRD
59
        int "SDRAM tRRD [ns]"
60
        default 15
61
 
62
      # 64000000 / 8192 = 7812.5
63
config OR32_SDRAM_tREF
64
        int "SDRAM tREF (round it up) [ns]"
65
        default 7813
66
 
67
endmenu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.