URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [or32/] [drivers/] [open_eth.h] - Blame information for rev 9

Details | Compare with Previous | View Log


 
/* Ethernet configuration registers */
typedef struct _oeth_regs {
        uint    moder;          /* Mode Register */
        uint    int_src;        /* Interrupt Source Register */
        uint    int_mask;       /* Interrupt Mask Register */
        uint    ipgt;           /* Back to Bak Inter Packet Gap Register */
        uint    ipgr1;          /* Non Back to Back Inter Packet Gap Register 1 */
        uint    ipgr2;          /* Non Back to Back Inter Packet Gap Register 2 */
        uint    packet_len;     /* Packet Length Register (min. and max.) */
        uint    collconf;       /* Collision and Retry Configuration Register */
        uint    tx_bd_num;      /* Transmit Buffer Descriptor Number Register */
        uint    ctrlmoder;      /* Control Module Mode Register */
        uint    miimoder;       /* MII Mode Register */
        uint    miicommand;     /* MII Command Register */
        uint    miiaddress;     /* MII Address Register */
        uint    miitx_data;     /* MII Transmit Data Register */
        uint    miirx_data;     /* MII Receive Data Register */
        uint    miistatus;      /* MII Status Register */
        uint    mac_addr0;      /* MAC Individual Address Register 0 */
        uint    mac_addr1;      /* MAC Individual Address Register 1 */
        uint    hash_addr0;     /* Hash Register 0 */
        uint    hash_addr1;     /* Hash Register 1 */
} oeth_regs;
 
/* Ethernet buffer descriptor */
typedef struct _oeth_bd {
#if 0
        ushort  len;            /* Buffer length */
        ushort  status;         /* Buffer status */
#else
        uint    len_status;
#endif
        uint    addr;           /* Buffer address */
} oeth_bd;
 
#define OETH_REG_BASE           ETH_BASE_ADD
//#define OETH_BD_BASE            (ETH_BASE_ADD + 0x400)
#define OETH_TOTAL_BD           128
#define OETH_MAXBUF_LEN         0x600
 
/* Tx BD */
#define OETH_TX_BD_READY        0x8000 /* Tx BD Ready */
#define OETH_TX_BD_IRQ          0x4000 /* Tx BD IRQ Enable */
#define OETH_TX_BD_WRAP         0x2000 /* Tx BD Wrap (last BD) */
#define OETH_TX_BD_PAD          0x1000 /* Tx BD Pad Enable */
#define OETH_TX_BD_CRC          0x0800 /* Tx BD CRC Enable */
 
#define OETH_TX_BD_UNDERRUN     0x0100 /* Tx BD Underrun Status */
#define OETH_TX_BD_RETRY        0x00F0 /* Tx BD Retry Status */
#define OETH_TX_BD_RETLIM       0x0008 /* Tx BD Retransmission Limit Status */
#define OETH_TX_BD_LATECOL      0x0004 /* Tx BD Late Collision Status */
#define OETH_TX_BD_DEFER        0x0002 /* Tx BD Defer Status */
#define OETH_TX_BD_CARRIER      0x0001 /* Tx BD Carrier Sense Lost Status */
#define OETH_TX_BD_STATS        (OETH_TX_BD_UNDERRUN            | \
                                OETH_TX_BD_RETRY                | \
                                OETH_TX_BD_RETLIM               | \
                                OETH_TX_BD_LATECOL              | \
                                OETH_TX_BD_DEFER                | \
                                OETH_TX_BD_CARRIER)
 
/* Rx BD */
#define OETH_RX_BD_EMPTY        0x8000 /* Rx BD Empty */
#define OETH_RX_BD_IRQ          0x4000 /* Rx BD IRQ Enable */
#define OETH_RX_BD_WRAP         0x2000 /* Rx BD Wrap (last BD) */
 
#define OETH_RX_BD_MISS         0x0080 /* Rx BD Miss Status */
#define OETH_RX_BD_OVERRUN      0x0040 /* Rx BD Overrun Status */
#define OETH_RX_BD_INVSIMB      0x0020 /* Rx BD Invalid Symbol Status */
#define OETH_RX_BD_DRIBBLE      0x0010 /* Rx BD Dribble Nibble Status */
#define OETH_RX_BD_TOOLONG      0x0008 /* Rx BD Too Long Status */
#define OETH_RX_BD_SHORT        0x0004 /* Rx BD Too Short Frame Status */
#define OETH_RX_BD_CRCERR       0x0002 /* Rx BD CRC Error Status */
#define OETH_RX_BD_LATECOL      0x0001 /* Rx BD Late Collision Status */
#define OETH_RX_BD_STATS        (OETH_RX_BD_MISS                | \
                                OETH_RX_BD_OVERRUN              | \
                                OETH_RX_BD_INVSIMB              | \
                                OETH_RX_BD_DRIBBLE              | \
                                OETH_RX_BD_TOOLONG              | \
                                OETH_RX_BD_SHORT                | \
                                OETH_RX_BD_CRCERR               | \
                                OETH_RX_BD_LATECOL)
 
/* MODER Register */
#define OETH_MODER_RXEN         0x00000001 /* Receive Enable  */
#define OETH_MODER_TXEN         0x00000002 /* Transmit Enable */
#define OETH_MODER_NOPRE        0x00000004 /* No Preamble  */
#define OETH_MODER_BRO          0x00000008 /* Reject Broadcast */
#define OETH_MODER_IAM          0x00000010 /* Use Individual Hash */
#define OETH_MODER_PRO          0x00000020 /* Promiscuous (receive all) */
#define OETH_MODER_IFG          0x00000040 /* Min. IFG not required */
#define OETH_MODER_LOOPBCK      0x00000080 /* Loop Back */
#define OETH_MODER_NOBCKOF      0x00000100 /* No Backoff */
#define OETH_MODER_EXDFREN      0x00000200 /* Excess Defer */
#define OETH_MODER_FULLD        0x00000400 /* Full Duplex */
#define OETH_MODER_RST          0x00000800 /* Reset MAC */
#define OETH_MODER_DLYCRCEN     0x00001000 /* Delayed CRC Enable */
#define OETH_MODER_CRCEN        0x00002000 /* CRC Enable */
#define OETH_MODER_HUGEN        0x00004000 /* Huge Enable */
#define OETH_MODER_PAD          0x00008000 /* Pad Enable */
#define OETH_MODER_RECSMALL     0x00010000 /* Receive Small */
 
/* Interrupt Source Register */
#define OETH_INT_TXB            0x00000001 /* Transmit Buffer IRQ */
#define OETH_INT_TXE            0x00000002 /* Transmit Error IRQ */
#define OETH_INT_RXF            0x00000004 /* Receive Frame IRQ */
#define OETH_INT_RXE            0x00000008 /* Receive Error IRQ */
#define OETH_INT_BUSY           0x00000010 /* Busy IRQ */
#define OETH_INT_TXC            0x00000020 /* Transmit Control Frame IRQ */
#define OETH_INT_RXC            0x00000040 /* Received Control Frame IRQ */
 
/* Interrupt Mask Register */
#define OETH_INT_MASK_TXB       0x00000001 /* Transmit Buffer IRQ Mask */
#define OETH_INT_MASK_TXE       0x00000002 /* Transmit Error IRQ Mask */
#define OETH_INT_MASK_RXF       0x00000004 /* Receive Frame IRQ Mask */
#define OETH_INT_MASK_RXE       0x00000008 /* Receive Error IRQ Mask */
#define OETH_INT_MASK_BUSY      0x00000010 /* Busy IRQ Mask */
#define OETH_INT_MASK_TXC       0x00000020 /* Transmit Control Frame IRQ Mask */
#define OETH_INT_MASK_RXC       0x00000040 /* Received Control Frame IRQ Mask */
 
/* Control Module Mode Register */
#define OETH_CTRLMODER_PASSALL  0x00000001 /* Pass Control Frames */
#define OETH_CTRLMODER_RXFLOW   0x00000002 /* Receive Control Flow Enable */
#define OETH_CTRLMODER_TXFLOW   0x00000004 /* Transmit Control Flow Enable */
 
/* MII Mode Register */
#define OETH_MIIMODER_CLKDIV    0x000000FF /* Clock Divider */
#define OETH_MIIMODER_NOPRE     0x00000100 /* No Preamble */
#define OETH_MIIMODER_RST       0x00000200 /* MIIM Reset */
 
/* MII Command Register */
#define OETH_MIICOMMAND_SCANSTAT  0x00000001 /* Scan Status */
#define OETH_MIICOMMAND_RSTAT     0x00000002 /* Read Status */
#define OETH_MIICOMMAND_WCTRLDATA 0x00000004 /* Write Control Data */
 
/* MII Address Register */
#define OETH_MIIADDRESS_FIAD    0x0000001F /* PHY Address */
#define OETH_MIIADDRESS_RGAD    0x00001F00 /* RGAD Address */
 
/* MII Status Register */
#define OETH_MIISTATUS_LINKFAIL 0x00000001 /* Link Fail */
#define OETH_MIISTATUS_BUSY     0x00000002 /* MII Busy */
#define OETH_MIISTATUS_NVALID   0x00000004 /* Data in MII Status Register is invalid */
 

Line No.	Rev	Author	Line
1	7	xianfeng
2			`/* Ethernet configuration registers */`
3			`typedef struct _oeth_regs {`
4			`uint moder; /* Mode Register */`
5			`uint int_src; /* Interrupt Source Register */`
6			`uint int_mask; /* Interrupt Mask Register */`
7			`uint ipgt; /* Back to Bak Inter Packet Gap Register */`
8			`uint ipgr1; /* Non Back to Back Inter Packet Gap Register 1 */`
9			`uint ipgr2; /* Non Back to Back Inter Packet Gap Register 2 */`
10			`uint packet_len; /* Packet Length Register (min. and max.) */`
11			`uint collconf; /* Collision and Retry Configuration Register */`
12			`uint tx_bd_num; /* Transmit Buffer Descriptor Number Register */`
13			`uint ctrlmoder; /* Control Module Mode Register */`
14			`uint miimoder; /* MII Mode Register */`
15			`uint miicommand; /* MII Command Register */`
16			`uint miiaddress; /* MII Address Register */`
17			`uint miitx_data; /* MII Transmit Data Register */`
18			`uint miirx_data; /* MII Receive Data Register */`
19			`uint miistatus; /* MII Status Register */`
20			`uint mac_addr0; /* MAC Individual Address Register 0 */`
21			`uint mac_addr1; /* MAC Individual Address Register 1 */`
22			`uint hash_addr0; /* Hash Register 0 */`
23			`uint hash_addr1; /* Hash Register 1 */`
24			`} oeth_regs;`
25
26			`/* Ethernet buffer descriptor */`
27			`typedef struct _oeth_bd {`
28			`#if 0`
29			`ushort len; /* Buffer length */`
30			`ushort status; /* Buffer status */`
31			`#else`
32			`uint len_status;`
33			`#endif`
34			`uint addr; /* Buffer address */`
35			`} oeth_bd;`
36
37			`#define OETH_REG_BASE ETH_BASE_ADD`
38	9	xianfeng	`//#define OETH_BD_BASE (ETH_BASE_ADD + 0x400)`
39	7	xianfeng	`#define OETH_TOTAL_BD 128`
40			`#define OETH_MAXBUF_LEN 0x600`
41
42			`/* Tx BD */`
43			`#define OETH_TX_BD_READY 0x8000 /* Tx BD Ready */`
44			`#define OETH_TX_BD_IRQ 0x4000 /* Tx BD IRQ Enable */`
45			`#define OETH_TX_BD_WRAP 0x2000 /* Tx BD Wrap (last BD) */`
46			`#define OETH_TX_BD_PAD 0x1000 /* Tx BD Pad Enable */`
47			`#define OETH_TX_BD_CRC 0x0800 /* Tx BD CRC Enable */`
48
49			`#define OETH_TX_BD_UNDERRUN 0x0100 /* Tx BD Underrun Status */`
50			`#define OETH_TX_BD_RETRY 0x00F0 /* Tx BD Retry Status */`
51			`#define OETH_TX_BD_RETLIM 0x0008 /* Tx BD Retransmission Limit Status */`
52			`#define OETH_TX_BD_LATECOL 0x0004 /* Tx BD Late Collision Status */`
53			`#define OETH_TX_BD_DEFER 0x0002 /* Tx BD Defer Status */`
54			`#define OETH_TX_BD_CARRIER 0x0001 /* Tx BD Carrier Sense Lost Status */`
55			`#define OETH_TX_BD_STATS (OETH_TX_BD_UNDERRUN \| \`
56			`OETH_TX_BD_RETRY \| \`
57			`OETH_TX_BD_RETLIM \| \`
58			`OETH_TX_BD_LATECOL \| \`
59			`OETH_TX_BD_DEFER \| \`
60			`OETH_TX_BD_CARRIER)`
61
62			`/* Rx BD */`
63			`#define OETH_RX_BD_EMPTY 0x8000 /* Rx BD Empty */`
64			`#define OETH_RX_BD_IRQ 0x4000 /* Rx BD IRQ Enable */`
65			`#define OETH_RX_BD_WRAP 0x2000 /* Rx BD Wrap (last BD) */`
66
67			`#define OETH_RX_BD_MISS 0x0080 /* Rx BD Miss Status */`
68			`#define OETH_RX_BD_OVERRUN 0x0040 /* Rx BD Overrun Status */`
69			`#define OETH_RX_BD_INVSIMB 0x0020 /* Rx BD Invalid Symbol Status */`
70			`#define OETH_RX_BD_DRIBBLE 0x0010 /* Rx BD Dribble Nibble Status */`
71			`#define OETH_RX_BD_TOOLONG 0x0008 /* Rx BD Too Long Status */`
72			`#define OETH_RX_BD_SHORT 0x0004 /* Rx BD Too Short Frame Status */`
73			`#define OETH_RX_BD_CRCERR 0x0002 /* Rx BD CRC Error Status */`
74			`#define OETH_RX_BD_LATECOL 0x0001 /* Rx BD Late Collision Status */`
75			`#define OETH_RX_BD_STATS (OETH_RX_BD_MISS \| \`
76			`OETH_RX_BD_OVERRUN \| \`
77			`OETH_RX_BD_INVSIMB \| \`
78			`OETH_RX_BD_DRIBBLE \| \`
79			`OETH_RX_BD_TOOLONG \| \`
80			`OETH_RX_BD_SHORT \| \`
81			`OETH_RX_BD_CRCERR \| \`
82			`OETH_RX_BD_LATECOL)`
83
84			`/* MODER Register */`
85			`#define OETH_MODER_RXEN 0x00000001 /* Receive Enable */`
86			`#define OETH_MODER_TXEN 0x00000002 /* Transmit Enable */`
87			`#define OETH_MODER_NOPRE 0x00000004 /* No Preamble */`
88			`#define OETH_MODER_BRO 0x00000008 /* Reject Broadcast */`
89			`#define OETH_MODER_IAM 0x00000010 /* Use Individual Hash */`
90			`#define OETH_MODER_PRO 0x00000020 /* Promiscuous (receive all) */`
91			`#define OETH_MODER_IFG 0x00000040 /* Min. IFG not required */`
92			`#define OETH_MODER_LOOPBCK 0x00000080 /* Loop Back */`
93			`#define OETH_MODER_NOBCKOF 0x00000100 /* No Backoff */`
94			`#define OETH_MODER_EXDFREN 0x00000200 /* Excess Defer */`
95			`#define OETH_MODER_FULLD 0x00000400 /* Full Duplex */`
96			`#define OETH_MODER_RST 0x00000800 /* Reset MAC */`
97			`#define OETH_MODER_DLYCRCEN 0x00001000 /* Delayed CRC Enable */`
98			`#define OETH_MODER_CRCEN 0x00002000 /* CRC Enable */`
99			`#define OETH_MODER_HUGEN 0x00004000 /* Huge Enable */`
100			`#define OETH_MODER_PAD 0x00008000 /* Pad Enable */`
101			`#define OETH_MODER_RECSMALL 0x00010000 /* Receive Small */`
102
103			`/* Interrupt Source Register */`
104			`#define OETH_INT_TXB 0x00000001 /* Transmit Buffer IRQ */`
105			`#define OETH_INT_TXE 0x00000002 /* Transmit Error IRQ */`
106			`#define OETH_INT_RXF 0x00000004 /* Receive Frame IRQ */`
107			`#define OETH_INT_RXE 0x00000008 /* Receive Error IRQ */`
108			`#define OETH_INT_BUSY 0x00000010 /* Busy IRQ */`
109			`#define OETH_INT_TXC 0x00000020 /* Transmit Control Frame IRQ */`
110			`#define OETH_INT_RXC 0x00000040 /* Received Control Frame IRQ */`
111
112			`/* Interrupt Mask Register */`
113			`#define OETH_INT_MASK_TXB 0x00000001 /* Transmit Buffer IRQ Mask */`
114			`#define OETH_INT_MASK_TXE 0x00000002 /* Transmit Error IRQ Mask */`
115			`#define OETH_INT_MASK_RXF 0x00000004 /* Receive Frame IRQ Mask */`
116			`#define OETH_INT_MASK_RXE 0x00000008 /* Receive Error IRQ Mask */`
117			`#define OETH_INT_MASK_BUSY 0x00000010 /* Busy IRQ Mask */`
118			`#define OETH_INT_MASK_TXC 0x00000020 /* Transmit Control Frame IRQ Mask */`
119			`#define OETH_INT_MASK_RXC 0x00000040 /* Received Control Frame IRQ Mask */`
120
121			`/* Control Module Mode Register */`
122			`#define OETH_CTRLMODER_PASSALL 0x00000001 /* Pass Control Frames */`
123			`#define OETH_CTRLMODER_RXFLOW 0x00000002 /* Receive Control Flow Enable */`
124			`#define OETH_CTRLMODER_TXFLOW 0x00000004 /* Transmit Control Flow Enable */`
125
126			`/* MII Mode Register */`
127			`#define OETH_MIIMODER_CLKDIV 0x000000FF /* Clock Divider */`
128			`#define OETH_MIIMODER_NOPRE 0x00000100 /* No Preamble */`
129			`#define OETH_MIIMODER_RST 0x00000200 /* MIIM Reset */`
130
131			`/* MII Command Register */`
132			`#define OETH_MIICOMMAND_SCANSTAT 0x00000001 /* Scan Status */`
133			`#define OETH_MIICOMMAND_RSTAT 0x00000002 /* Read Status */`
134			`#define OETH_MIICOMMAND_WCTRLDATA 0x00000004 /* Write Control Data */`
135
136			`/* MII Address Register */`
137			`#define OETH_MIIADDRESS_FIAD 0x0000001F /* PHY Address */`
138			`#define OETH_MIIADDRESS_RGAD 0x00001F00 /* RGAD Address */`
139
140			`/* MII Status Register */`
141			`#define OETH_MIISTATUS_LINKFAIL 0x00000001 /* Link Fail */`
142			`#define OETH_MIISTATUS_BUSY 0x00000002 /* MII Busy */`
143			`#define OETH_MIISTATUS_NVALID 0x00000004 /* Data in MII Status Register is invalid */`
144

Browse

Tools

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [or32/] [drivers/] [open_eth.h] - Blame information for rev 9