OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [or32/] [kernel/] [or32_ksyms.c] - Blame information for rev 7

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 xianfeng
/*
2
 *  linux/arch/or32/kernel/or32_ksyms.c
3
 *
4
 *  or32 version
5
 *
6
 *  derived from cris, i386, m68k, ppc, sh ports.
7
 *
8
 *  changes:
9
 *  18. 11. 2003: Matjaz Breskvar (phoenix@bsemi.com)
10
 *    initial port to or32 architecture
11
 *
12
 */
13
 
14
#include <linux/module.h>
15
#include <linux/elfcore.h>
16
#include <linux/sched.h>
17
#include <linux/in6.h>
18
#include <linux/interrupt.h>
19
#include <linux/smp_lock.h>
20
#include <linux/vmalloc.h>
21
 
22
#include <asm/semaphore.h>
23
#include <asm/processor.h>
24
#include <asm/uaccess.h>
25
#include <asm/checksum.h>
26
#include <asm/io.h>
27
#include <asm/hardirq.h>
28
#include <asm/delay.h>
29
#include <asm/pgalloc.h>
30
 
31
 
32
#define DECLARE_EXPORT(name) extern void name(void);EXPORT_SYMBOL(name)
33
 
34
/* compiler generated symbols */
35
DECLARE_EXPORT(__udivsi3);
36
DECLARE_EXPORT(__divsi3);
37
DECLARE_EXPORT(__umodsi3);
38
DECLARE_EXPORT(__modsi3);
39
DECLARE_EXPORT(__muldi3);
40
DECLARE_EXPORT(__ashrdi3);
41
DECLARE_EXPORT(__ashldi3);
42
DECLARE_EXPORT(__lshrdi3);
43
 
44
EXPORT_SYMBOL(__copy_tofrom_user);
45
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.