OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [powerpc/] [boot/] [dts/] [mpc8540ads.dts] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
/*
2
 * MPC8540 ADS Device Tree Source
3
 *
4
 * Copyright 2006 Freescale Semiconductor Inc.
5
 *
6
 * This program is free software; you can redistribute  it and/or modify it
7
 * under  the terms of  the GNU General  Public License as published by the
8
 * Free Software Foundation;  either version 2 of the  License, or (at your
9
 * option) any later version.
10
 */
11
 
12
 
13
/ {
14
        model = "MPC8540ADS";
15
        compatible = "MPC8540ADS", "MPC85xxADS";
16
        #address-cells = <1>;
17
        #size-cells = <1>;
18
 
19
        cpus {
20
                #address-cells = <1>;
21
                #size-cells = <0>;
22
 
23
                PowerPC,8540@0 {
24
                        device_type = "cpu";
25
                        reg = <0>;
26
                        d-cache-line-size = <20>;   // 32 bytes
27
                        i-cache-line-size = <20>;   // 32 bytes
28
                        d-cache-size = <8000>;                // L1, 32K
29
                        i-cache-size = <8000>;                // L1, 32K
30
                        timebase-frequency = <0>;  //  33 MHz, from uboot
31
                        bus-frequency = <0>;       // 166 MHz
32
                        clock-frequency = <0>;     // 825 MHz, from uboot
33
                };
34
        };
35
 
36
        memory {
37
                device_type = "memory";
38
                reg = <00000000 08000000>; // 128M at 0x0
39
        };
40
 
41
        soc8540@e0000000 {
42
                #address-cells = <1>;
43
                #size-cells = <1>;
44
                device_type = "soc";
45
                ranges = <0 e0000000 00100000>;
46
                reg = ; // CCSRBAR 1M
47
                bus-frequency = <0>;
48
 
49
                memory-controller@2000 {
50
                        compatible = "fsl,8540-memory-controller";
51
                        reg = <2000 1000>;
52
                        interrupt-parent = <&mpic>;
53
                        interrupts = <12 2>;
54
                };
55
 
56
                l2-cache-controller@20000 {
57
                        compatible = "fsl,8540-l2-cache-controller";
58
                        reg = <20000 1000>;
59
                        cache-line-size = <20>;     // 32 bytes
60
                        cache-size = <40000>;  // L2, 256K
61
                        interrupt-parent = <&mpic>;
62
                        interrupts = <10 2>;
63
                };
64
 
65
                i2c@3000 {
66
                        device_type = "i2c";
67
                        compatible = "fsl-i2c";
68
                        reg = <3000 100>;
69
                        interrupts = <2b 2>;
70
                        interrupt-parent = <&mpic>;
71
                        dfsrr;
72
                };
73
 
74
                mdio@24520 {
75
                        #address-cells = <1>;
76
                        #size-cells = <0>;
77
                        device_type = "mdio";
78
                        compatible = "gianfar";
79
                        reg = <24520 20>;
80
                        phy0: ethernet-phy@0 {
81
                                interrupt-parent = <&mpic>;
82
                                interrupts = <5 1>;
83
                                reg = <0>;
84
                                device_type = "ethernet-phy";
85
                        };
86
                        phy1: ethernet-phy@1 {
87
                                interrupt-parent = <&mpic>;
88
                                interrupts = <5 1>;
89
                                reg = <1>;
90
                                device_type = "ethernet-phy";
91
                        };
92
                        phy3: ethernet-phy@3 {
93
                                interrupt-parent = <&mpic>;
94
                                interrupts = <7 1>;
95
                                reg = <3>;
96
                                device_type = "ethernet-phy";
97
                        };
98
                };
99
 
100
                ethernet@24000 {
101
                        #address-cells = <1>;
102
                        #size-cells = <0>;
103
                        device_type = "network";
104
                        model = "TSEC";
105
                        compatible = "gianfar";
106
                        reg = <24000 1000>;
107
                        /*
108
                         * address is deprecated and will be removed
109
                         * in 2.6.25.  Only recent versions of
110
                         * U-Boot support local-mac-address, however.
111
                         */
112
                        address = [ 00 00 00 00 00 00 ];
113
                        local-mac-address = [ 00 00 00 00 00 00 ];
114
                        interrupts = <1d 2 1e 2 22 2>;
115
                        interrupt-parent = <&mpic>;
116
                        phy-handle = <&phy0>;
117
                };
118
 
119
                ethernet@25000 {
120
                        #address-cells = <1>;
121
                        #size-cells = <0>;
122
                        device_type = "network";
123
                        model = "TSEC";
124
                        compatible = "gianfar";
125
                        reg = <25000 1000>;
126
                        /*
127
                         * address is deprecated and will be removed
128
                         * in 2.6.25.  Only recent versions of
129
                         * U-Boot support local-mac-address, however.
130
                         */
131
                        address = [ 00 00 00 00 00 00 ];
132
                        local-mac-address = [ 00 00 00 00 00 00 ];
133
                        interrupts = <23 2 24 2 28 2>;
134
                        interrupt-parent = <&mpic>;
135
                        phy-handle = <&phy1>;
136
                };
137
 
138
                ethernet@26000 {
139
                        #address-cells = <1>;
140
                        #size-cells = <0>;
141
                        device_type = "network";
142
                        model = "FEC";
143
                        compatible = "gianfar";
144
                        reg = <26000 1000>;
145
                        /*
146
                         * address is deprecated and will be removed
147
                         * in 2.6.25.  Only recent versions of
148
                         * U-Boot support local-mac-address, however.
149
                         */
150
                        address = [ 00 00 00 00 00 00 ];
151
                        local-mac-address = [ 00 00 00 00 00 00 ];
152
                        interrupts = <29 2>;
153
                        interrupt-parent = <&mpic>;
154
                        phy-handle = <&phy3>;
155
                };
156
 
157
                serial@4500 {
158
                        device_type = "serial";
159
                        compatible = "ns16550";
160
                        reg = <4500 100>;         // reg base, size
161
                        clock-frequency = <0>;     // should we fill in in uboot?
162
                        interrupts = <2a 2>;
163
                        interrupt-parent = <&mpic>;
164
                };
165
 
166
                serial@4600 {
167
                        device_type = "serial";
168
                        compatible = "ns16550";
169
                        reg = <4600 100>; // reg base, size
170
                        clock-frequency = <0>;     // should we fill in in uboot?
171
                        interrupts = <2a 2>;
172
                        interrupt-parent = <&mpic>;
173
                };
174
                mpic: pic@40000 {
175
                        clock-frequency = <0>;
176
                        interrupt-controller;
177
                        #address-cells = <0>;
178
                        #interrupt-cells = <2>;
179
                        reg = <40000 40000>;
180
                        compatible = "chrp,open-pic";
181
                        device_type = "open-pic";
182
                        big-endian;
183
                };
184
        };
185
 
186
        pci@e0008000 {
187
                interrupt-map-mask = ;
188
                interrupt-map = <
189
 
190
                        /* IDSEL 0x02 */
191
                        1000 0 0 1 &mpic 1 1
192
                        1000 0 0 2 &mpic 2 1
193
                        1000 0 0 3 &mpic 3 1
194
                        1000 0 0 4 &mpic 4 1
195
 
196
                        /* IDSEL 0x03 */
197
                        1800 0 0 1 &mpic 4 1
198
                        1800 0 0 2 &mpic 1 1
199
                        1800 0 0 3 &mpic 2 1
200
                        1800 0 0 4 &mpic 3 1
201
 
202
                        /* IDSEL 0x04 */
203
                        2000 0 0 1 &mpic 3 1
204
                        2000 0 0 2 &mpic 4 1
205
                        2000 0 0 3 &mpic 1 1
206
                        2000 0 0 4 &mpic 2 1
207
 
208
                        /* IDSEL 0x05 */
209
                        2800 0 0 1 &mpic 2 1
210
                        2800 0 0 2 &mpic 3 1
211
                        2800 0 0 3 &mpic 4 1
212
                        2800 0 0 4 &mpic 1 1
213
 
214
                        /* IDSEL 0x0c */
215
                        6000 0 0 1 &mpic 1 1
216
                        6000 0 0 2 &mpic 2 1
217
                        6000 0 0 3 &mpic 3 1
218
                        6000 0 0 4 &mpic 4 1
219
 
220
                        /* IDSEL 0x0d */
221
                        6800 0 0 1 &mpic 4 1
222
                        6800 0 0 2 &mpic 1 1
223
                        6800 0 0 3 &mpic 2 1
224
                        6800 0 0 4 &mpic 3 1
225
 
226
                        /* IDSEL 0x0e */
227
                        7000 0 0 1 &mpic 3 1
228
                        7000 0 0 2 &mpic 4 1
229
                        7000 0 0 3 &mpic 1 1
230
                        7000 0 0 4 &mpic 2 1
231
 
232
                        /* IDSEL 0x0f */
233
                        7800 0 0 1 &mpic 2 1
234
                        7800 0 0 2 &mpic 3 1
235
                        7800 0 0 3 &mpic 4 1
236
                        7800 0 0 4 &mpic 1 1
237
 
238
                        /* IDSEL 0x12 */
239
                        9000 0 0 1 &mpic 1 1
240
                        9000 0 0 2 &mpic 2 1
241
                        9000 0 0 3 &mpic 3 1
242
                        9000 0 0 4 &mpic 4 1
243
 
244
                        /* IDSEL 0x13 */
245
                        9800 0 0 1 &mpic 4 1
246
                        9800 0 0 2 &mpic 1 1
247
                        9800 0 0 3 &mpic 2 1
248
                        9800 0 0 4 &mpic 3 1
249
 
250
                        /* IDSEL 0x14 */
251
                        a000 0 0 1 &mpic 3 1
252
                        a000 0 0 2 &mpic 4 1
253
                        a000 0 0 3 &mpic 1 1
254
                        a000 0 0 4 &mpic 2 1
255
 
256
                        /* IDSEL 0x15 */
257
                        a800 0 0 1 &mpic 2 1
258
                        a800 0 0 2 &mpic 3 1
259
                        a800 0 0 3 &mpic 4 1
260
                        a800 0 0 4 &mpic 1 1>;
261
                interrupt-parent = <&mpic>;
262
                interrupts = <18 2>;
263
                bus-range = <0 0>;
264
                ranges = <02000000 0 80000000 80000000 0 20000000
265
                          01000000 0 00000000 e2000000 0 00100000>;
266
                clock-frequency = <3f940aa>;
267
                #interrupt-cells = <1>;
268
                #size-cells = <2>;
269
                #address-cells = <3>;
270
                reg = ;
271
                compatible = "fsl,mpc8540-pcix", "fsl,mpc8540-pci";
272
                device_type = "pci";
273
        };
274
};

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.