OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [powerpc/] [boot/] [zImage.lds.S] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
OUTPUT_ARCH(powerpc:common)
2
ENTRY(_zimage_start)
3
EXTERN(_zimage_start)
4
SECTIONS
5
{
6
  . = (4*1024*1024);
7
  _start = .;
8
  .text      :
9
  {
10
    *(.text)
11
    *(.fixup)
12
  }
13
  _etext = .;
14
  . = ALIGN(4096);
15
  .data    :
16
  {
17
    *(.rodata*)
18
    *(.data*)
19
    *(.sdata*)
20
    __got2_start = .;
21
    *(.got2)
22
    __got2_end = .;
23
  }
24
 
25
  . = ALIGN(8);
26
  _dtb_start = .;
27
  .kernel:dtb : { *(.kernel:dtb) }
28
  _dtb_end = .;
29
 
30
  . = ALIGN(4096);
31
  _vmlinux_start =  .;
32
  .kernel:vmlinux.strip : { *(.kernel:vmlinux.strip) }
33
  _vmlinux_end =  .;
34
 
35
  . = ALIGN(4096);
36
  _initrd_start =  .;
37
  .kernel:initrd : { *(.kernel:initrd) }
38
  _initrd_end =  .;
39
 
40
  . = ALIGN(4096);
41
  _edata  =  .;
42
 
43
  . = ALIGN(4096);
44
  __bss_start = .;
45
  .bss       :
46
  {
47
   *(.sbss)
48
   *(.bss)
49
  }
50
  . = ALIGN(4096);
51
  _end = . ;
52
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.