OpenCores
URL https://opencores.org/ocsvn/or1k_soc_on_altera_embedded_dev_kit/or1k_soc_on_altera_embedded_dev_kit/trunk

Subversion Repositories or1k_soc_on_altera_embedded_dev_kit

[/] [or1k_soc_on_altera_embedded_dev_kit/] [trunk/] [linux-2.6/] [linux-2.6.24/] [arch/] [powerpc/] [boot/] [zImage.ps3.lds.S] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 xianfeng
OUTPUT_ARCH(powerpc:common)
2
ENTRY(_zimage_start)
3
EXTERN(_zimage_start)
4
SECTIONS
5
{
6
  _vmlinux_start =  .;
7
  .kernel:vmlinux.bin : { *(.kernel:vmlinux.bin) }
8
  _vmlinux_end =  .;
9
 
10
  . = ALIGN(4096);
11
  _dtb_start = .;
12
  .kernel:dtb : { *(.kernel:dtb) }
13
  _dtb_end = .;
14
 
15
  . = ALIGN(4096);
16
  _initrd_start =  .;
17
  .kernel:initrd : { *(.kernel:initrd) }
18
  _initrd_end =  .;
19
 
20
  _start = .;
21
  .text      :
22
  {
23
    *(.text)
24
    *(.fixup)
25
  }
26
  _etext = .;
27
  . = ALIGN(4096);
28
  .data    :
29
  {
30
    *(.rodata*)
31
    *(.data*)
32
    *(.sdata*)
33
    __got2_start = .;
34
    *(.got2)
35
    __got2_end = .;
36
  }
37
 
38
  . = ALIGN(4096);
39
  _edata  =  .;
40
 
41
  . = ALIGN(4096);
42
  __bss_start = .;
43
  .bss       :
44
  {
45
   *(.sbss)
46
   *(.bss)
47
  }
48
  . = ALIGN(4096);
49
  _end = . ;
50
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.